SAM3SD8C Atmel Corporation, SAM3SD8C Datasheet - Page 375

• Manufacturer Part Number: SAM3SD8C
• Manufacturer: Atmel Corporation

23. Static Memory Controller (SMC)
23.1
23.2
11090A–ATARM–10-Feb-12
11090A–ATARM–10-Feb-12
Description
Embedded Characteristics
The External Bus Interface is designed to ensure the successful data transfer between several
external devices and the Cortex-M3 based device. The External Bus Interface of the SAM3S
consists of a Static Memory Controller (SMC).
This SMC is capable of handling several types of external memory and peripheral devices, such
as SRAM, PSRAM, PROM, EPROM, EEPROM, LCD Module, NOR Flash and NAND Flash.
The Static Memory Controller (SMC) generates the signals that control the access to the exter-
nal memory devices or peripheral devices. It has 4 Chip Selects, a 24-bit address bus, and an 8-
bit data bus. Separate read and write control signals allow for direct memory and peripheral
interfacing. Read and write signal waveforms are fully adjustable.
The SMC can manage wait requests from external devices to extend the current access. The
SMC is provided with an automatic slow clock mode. In slow clock mode, it switches from user-
programmed waveforms to slow-rate specific waveforms on read and write signals. The SMC
supports asynchronous burst read in page mode access for page size up to 32 bytes.
The External Data Bus can be scrambled/unscrambled by means of user keys.
• 16-Mbyte Address Space per Chip Select
• 8- bit Data Bus
• Word, Halfword, Byte Transfers
• Byte Write or Byte Select Lines
• Programmable Setup, Pulse And Hold Time for Read Signals per Chip Select
• Programmable Setup, Pulse And Hold Time for Write Signals per Chip Select
• Programmable Data Float Time per Chip Select
• External Wait Request
• Automatic Switch to Slow Clock Mode
• Asynchronous Read in Page Mode Supported: Page Size Ranges from 4 to 32 Bytes
• NAND FLASH additional logic supporting NAND Flash with Multiplexed Data/Address buses
• Hardware Configurable number of chip selects from 1 to 4
• Programmable timing on a per chip select basis
SAM3S8/SD8
SAM3S8/SD8
375
375