ep1sgx25d Altera Corporation, ep1sgx25d Datasheet - Page 151

no-image

ep1sgx25d

Manufacturer Part Number
ep1sgx25d
Description
Stratix Gx Device Family Data Sheet
Manufacturer
Altera Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ep1sgx25dF1020
Manufacturer:
ALTERA
0
Part Number:
ep1sgx25dF1020C5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep1sgx25dF1020C5
Manufacturer:
ALTERA
0
Part Number:
ep1sgx25dF1020C5
Manufacturer:
ALTERA
Quantity:
200
Part Number:
ep1sgx25dF1020C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep1sgx25dF1020C5N
Manufacturer:
ALTERA
0
Part Number:
ep1sgx25dF1020C6
Manufacturer:
ALTERA
Quantity:
7
Part Number:
ep1sgx25dF1020C6
Manufacturer:
ALTERA
Quantity:
1 045
Part Number:
ep1sgx25dF1020C6
Manufacturer:
ALTERA
Quantity:
200
Part Number:
ep1sgx25dF1020C6N
Manufacturer:
ALTERA
Quantity:
3 000
Altera Corporation
February 2005
f
During switchover, the PLL VCO continues to run and either slows down
or speeds up, generating frequency drift on the PLL outputs. The clock
switchover transitions without any glitches. After the switch, there is a
finite resynchronization period to lock onto new clock as the VCO ramps
up. The exact amount of time it takes for the PLL to relock relates to the
PLL configuration and may be adjusted by using the programmable
bandwidth feature of the PLL. The preliminary specification for the
maximum time to relock is 100 µs.
For more information on clock switchover, see AN313: Implementing
Clock Switchover in Stratix & Stratix GX Devices.
PLL Reconfiguration
The PLL reconfiguration feature enables system logic to change
Stratix GX device enhanced PLL counters and delay elements without
reloading a Programmer Object File (.pof). This provides considerable
flexibility for frequency synthesis, allowing real-time PLL frequency and
output clock delay variation. You can sweep the PLL output frequencies
and clock delay in prototype environments. The PLL reconfiguration
feature can also dynamically or intelligently control system clock speeds
or t
Clock delay elements at each PLL output port implement variable delay.
Figure 4–53
for the counters and the clock delay elements. The configuration time is
less than 20 μs for the enhanced PLL using a input shift clock rate of
25 MHz. The charge pump, loop filter components, and phase shifting
using VCO phase taps cannot be dynamically adjusted.
CO
requiring a system-controlled switchover between frequencies of
operation. You can use clkswitch together with the lock signal to
trigger the switch from a clock that is running but becomes unstable
and cannot be locked onto.
delays in end systems.
shows a diagram of the overall dynamic PLL control feature
Stratix GX Device Handbook, Volume 1
Stratix GX Architecture
4–85

Related parts for ep1sgx25d