ep1sgx25d Altera Corporation, ep1sgx25d Datasheet - Page 239
ep1sgx25d
Manufacturer Part Number
ep1sgx25d
Description
Stratix Gx Device Family Data Sheet
Manufacturer
Altera Corporation
Datasheet
1.EP1SGX25D.pdf
(272 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ep1sgx25dF1020C6
Manufacturer:
ALTERA
Quantity:
7
Company:
Part Number:
ep1sgx25dF1020C6
Manufacturer:
ALTERA
Quantity:
1 045
Company:
Part Number:
ep1sgx25dF1020C6N
Manufacturer:
ALTERA
Quantity:
3 000
- Current page: 239 of 272
- Download datasheet (3Mb)
Altera Corporation
June 2006
Notes to
(1)
(2)
t
t
t
t
t
t
t
t
t
t
INSU
INH
OUTCO
INSUPLL
INHPLL
OUTCOPLL
INSU
INH
OUTCO
INSUPLL
Table 6–52. Stratix GX Regional Clock External I/O Timing Parameters
Table 6–53. Stratix GX Global Clock External I/O Timing Parameters (Part 1 of 2)
Symbol
Symbol
These timing parameters are sample-tested only.
These timing parameters are for column IOE pins. Row IOE pins are 100- to 250-ps slower depending on device,
speed grade, and the specific parameter in question. You should use the Quartus II software to verify the external
timing for any pin.
Table
6–52:
Setup time for input or bidirectional pin using column IOE
input register with regional clock fed by
Hold time for input or bidirectional pin using column IOE
input register with regional clock fed by
Clock-to-output delay output or bidirectional pin using
column IOE output register with regional clock fed by
pin
Setup time for input or bidirectional pin using column IOE
input register with regional clock fed by Enhanced PLL with
default phase setting
Hold time for input or bidirectional pin using column IOE
input register with regional clock fed by Enhanced PLL with
default phase setting
Clock-to-output delay output or bidirectional pin using
column IOE output register with regional clock Enhanced
PLL with default phase setting
Setup time for input or bidirectional pin using column IOE
input register with global clock fed by
Hold time for input or bidirectional pin using column IOE
input register with global clock fed by
Clock-to-output delay output or bidirectional pin using
column IOE output register with global clock fed by
Setup time for input or bidirectional pin using column IOE
input register with global clock fed by Enhanced PLL with
default phase setting
Table 6–52
regional clock networks.
Table 6–53
clock networks.
Parameter
Parameter
shows the external I/O timing parameters when using global
shows the external I/O timing parameters when using
CLK
CLK
CLK
CLK
pin
pin
pin
pin
CLK
Stratix GX Device Handbook, Volume 1
CLK
pin
DC & Switching Characteristics
C
C
C
Notes
L O A D
L O A D
L O A D
(1),
= 10 pF
= 10 pF
= 10 pF
Conditions
Conditions
(2)
Notes
(1),
(2)
6–37
Related parts for ep1sgx25d
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: