PIC18F65J90-I/PT Microchip Technology, PIC18F65J90-I/PT Datasheet - Page 183

• Manufacturer Part Number: PIC18F65J90-I/PT
• Description: IC PIC MCU FLASH 16KX16 64TQFP
• Manufacturer: Microchip Technology
• Series: PIC® 18Fr

Specifications of PIC18F65J90-I/PT

• Core Size: 8-Bit
• Program Memory Size: 32KB (16K x 16)
• Core Processor: PIC
• Speed: 40MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, LCD, LVD, POR, PWM, WDT
• Number Of I /o: 51
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 3.6 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-TFQFP
• Controller Family/series: PIC18
• No. Of I/o's: 51
• Ram Memory Size: 2KB
• Cpu Speed: 40MHz
• No. Of Timers: 4
• No. Of Pwm Channels: 2
• Processor Series: PIC18F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 2 KB
• Interface Type: AUSART, EUSART, I2C, SPI
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 51
• Number Of Timers: 4
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, DV164136, DM183030
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 12 Channel
• Package: 64TQFP
• Device Core: PIC
• Family Name: PIC18
• Maximum Speed: 40 MHz
• Operating Supply Voltage: 2.5|3.3 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: AC162079 - HEADER MPLAB ICD2 18F85J90 64/80AC164327 - MODULE SKT FOR 64TQFP
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

15.10 Operation During Sleep
The LCD module can operate during Sleep. The selec-
tion is controlled by the SLPEN bit (LCDCON<6>).
Setting the SLPEN bit allows the LCD module to go to
Sleep. Clearing the SLPEN bit allows the module to
continue to operate during Sleep.
If a SLEEP instruction is executed and SLPEN = 1, the
LCD module will cease all functions and go into a very
low-current consumption mode. The module will stop
operation immediately and drive the minimum LCD
voltage on both segment and common lines.
Figure 15-18 shows this operation.
To ensure that no DC component is introduced on the
panel, the SLEEP instruction should be executed imme-
diately after a LCD frame boundary. The LCD interrupt
can be used to determine the frame boundary. See
Section 15.9 “LCD Interrupts” for the formulas to
calculate the delay.
If a SLEEP instruction is executed and SLPEN = 0, the
module will continue to display the current contents of
the LCDDATA registers. To allow the module to
continue operation while in Sleep, the clock source
must be either the Timer1 oscillator or one of the
FIGURE 15-18:
© 2007 Microchip Technology Inc.
COM0
COM1
COM2
SEG0
SLEEP ENTRY/EXIT WHEN SLPEN = 1 OR CS1:CS0 = 00
2 Frames
SLEEP Instruction Execution
Preliminary
PIC18F85J90 FAMILY
internal oscillators (either INTRC or INTOSC as the
default system clock). While in Sleep, the LCD data
cannot be changed. The LCD module current
consumption will not decrease in this mode; however,
the overall consumption of the device will be lower due
to shut down of the core and other peripheral functions.
If the system clock is selected and the module is not
configured for Sleep operation, the module will ignore
the SLPEN bit and stop operation immediately. The
minimum LCD voltage will then be driven onto the
segments and commons
15.10.1
Applications that use the LCD regulator for bias
generation may not achieve the same degree of power
reductions in Sleep mode when compared to applica-
tions using Mode 3 (resistor ladder) biasing. This is
particularly true with Mode 0 operation, where the
charge pump is active.
If Modes 0, 1 or 2 are used for bias generation,
software contrast control will not be available.
Wake-up
USING THE LCD REGULATOR
DURING SLEEP
DS39770B-page 181
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
3
2
1
0
3
2
1
0
3
2
1
0
3
2
1
0