S9S12P64J0MFT Freescale Semiconductor, S9S12P64J0MFT Datasheet - Page 411

• Manufacturer Part Number: S9S12P64J0MFT
• Description: MCU 64K FLASH AUTO 48-QFN
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of S9S12P64J0MFT

• Core Processor: HCS12
• Core Size: 16-Bit
• Speed: 32MHz
• Connectivity: CAN, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 34
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.72 V ~ 5.5 V
• Data Converters: A/D 10x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 48-QFN Exposed Pad
• Processor Series: S12P
• Core: HCS12
• 3rd Party Development Tools: EWHCS12
• Development Tools By Supplier: KIT33812ECUEVME, DEMO9S12PFAME
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

12.4
The SPI module allows a duplex, synchronous, serial communication between the MCU and peripheral
devices. Software can poll the SPI status flags or SPI operation can be interrupt driven.
The SPI system is enabled by setting the SPI enable (SPE) bit in SPI control register 1. While SPE is set,
the four associated SPI port pins are dedicated to the SPI function as:
Freescale Semiconductor
•
•
•
•
Receive Shift Register
Receive Shift Register
Slave select (SS)
Serial clock (SCK)
Master out/slave in (MOSI)
Master in/slave out (MISO)
SPI Data Register
SPI Data Register
Functional Description
SPIF
SPIF
Data A Received
Data A Received
Figure 12-10. Reception with SPIF serviced too late
Figure 12-9. Reception with SPIF serviced in Time
= Unspecified
= Unspecified
S12P-Family Reference Manual, Rev. 1.13
Data A
Data A
Data A
Data A
= Reception in progress
= Reception in progress
Data B Received
Data B Received
Data B
Data B
SPIF Serviced
Data B Lost
SPIF Serviced
Data B
Serial Peripheral Interface (S12SPIV5)
Data C Received
Data C Received
Data C
Data C
Data C
Data C
411