R5F21217JFP#U1 Renesas Electronics America, R5F21217JFP#U1 Datasheet - Page 201

MCU FLASH 48K 2.5K CMOS 48LQFP

R5F21217JFP#U1

Manufacturer Part Number
R5F21217JFP#U1
Description
MCU FLASH 48K 2.5K CMOS 48LQFP
Manufacturer
Renesas Electronics America
Series
R8C/2x/21r
Datasheet

Specifications of R5F21217JFP#U1

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, Voltage Detect, WDT
Number Of I /o
41
Program Memory Size
48KB (48K x 8)
Program Memory Type
FLASH
Ram Size
2.5K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F21217JFP#U1R5F21217JFP
Manufacturer:
RENESAS
Quantity:
6 500
Company:
Part Number:
R5F21217JFP#U1R5F21217JFP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21217JFP#U1
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
R5F21217JFP#U1
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R8C/20 Group, R8C/21 Group
Rev.2.00 Aug 27, 2008
REJ09B0250-0200
Figure 14.46
TRDIOji input signal
14.3.5.1
TRDIOji input signal
Input signal through
fOCO40M
TRDCLK
Sampling clock
digital filtering
The TRDIOji input is sampled, and when the sampled input level matches 3 times, its level is assumed as a
determination. Select the digital filter function and sampling clock by the TRDDFi register.
f32
f8
f4
f2
f1
Clock period selected by the
i = 0 or 1, j = either A, B, C or D
TCK0 to TCK2: Bits in TRDCRi register
DFCK0 to DFCK1 and DFj: Bits in TRDDF register
IOA0 to IOA2 and IOB0 to IOB2: Bits in TRDIORAi register
IOC0 to IOC3 and IOD0 to IOD3: Bits in TRDIORCi register
or DFCK1 to DFCK0 bits
=011b
Timer RD operation clock
Digital Filter
Block Diagram of Digital Filter
TCK2 to TCK0 bits
=100b
=010b
=001b
D
D
=101b
f1, fOCO40M
=000b
Latch
Latch
TCK2 to TCK0
C
C
Page 183 of 458
Q
Q
=110b
Count source
D
f32
f8
f1
Latch
C
=01b
=10b
DFCK1 to DFCK0
=00b
=11b
Transmission cannot be
performed without 3-times match
because the input signal is
assumed as noise.
Q
D
Latch
C
Sampling clock
Q
D
Latch
C
Q
detection
Match
Signal transmission delayed
circuit
up to 5-sampling clock
Recognition of the
signal change with
3-time match
1
0
DFj
Edge detection
IOA2 to IOA0
IOB2 to IOB0
IOC3 to IOC0
IOD3 to IOD0
circuit
14. Timers

Related parts for R5F21217JFP#U1