R5F21217JFP#U1 Renesas Electronics America, R5F21217JFP#U1 Datasheet - Page 230

MCU FLASH 48K 2.5K CMOS 48LQFP

R5F21217JFP#U1

Manufacturer Part Number
R5F21217JFP#U1
Description
MCU FLASH 48K 2.5K CMOS 48LQFP
Manufacturer
Renesas Electronics America
Series
R8C/2x/21r
Datasheet

Specifications of R5F21217JFP#U1

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, Voltage Detect, WDT
Number Of I /o
41
Program Memory Size
48KB (48K x 8)
Program Memory Type
FLASH
Ram Size
2.5K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F21217JFP#U1R5F21217JFP
Manufacturer:
RENESAS
Quantity:
6 500
Company:
Part Number:
R5F21217JFP#U1R5F21217JFP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21217JFP#U1
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
R5F21217JFP#U1
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R8C/20 Group, R8C/21 Group
Rev.2.00 Aug 27, 2008
REJ09B0250-0200
Figure 14.75
TRDGRBi register
TRDGRBi register
TRDSTR register
TRDSTR register
TRDSRi register
TRDSRi register
TRDSRi register
TRDSRi register
TRDIOBi output
TRDIOBi output
TSTARTi bit in
TSTARTi bit in
Operating Example of PWM Mode (Duty 0%, Duty 100%)
IMFA bit in
IMFB bit in
IMFA bit in
IMFB bit in
Value in TRDi register
Value in TRDi register
0000h
0000h
Page 212 of 458
i = 0 or 1
The above applies to the following conditions:
The EBi bit in the TRDOER1 register is set to 0. (Enable TRDIOBi output.)
The POLB bit in the TRDPOCRi register is set to 0. (active level “L”)
1
0
1
0
1
0
1
0
1
0
1
0
p
m
q
n
m
p
n
n
n
Rewrite by a program
Set to 0 by a program
m
Set to 0 by a program
Rewrite by a program
When the compare matches in the TRDGRAi and TRDGRBi registers are generated
simultaneously, the compare match in the TRDGRBi register has a priority.
“L” is applied to TRDIOBi output without any change.
Duty 100 %
p (p > m)
Duty 0 %
“L” is applied to TRDIOBi output by the compare
match in the TRDGRBi register with no change.
p
m: Setting value in TRDGRAi register
Since the compare match in the TRDGRBi register is
not generated, “L” is not applied to TRDIOBi output
Set to 0 by a program
Set to 0 by a program
q
14. Timers

Related parts for R5F21217JFP#U1