R5F61665N50FPV Renesas Electronics America, R5F61665N50FPV Datasheet - Page 1194

MCU FLASH 512K ROM 144-LQFP

R5F61665N50FPV

Manufacturer Part Number
R5F61665N50FPV
Description
MCU FLASH 512K ROM 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8SX/1600r
Datasheet

Specifications of R5F61665N50FPV

Core Processor
H8SX
Core Size
16/32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, IrDA, SCI, SmartCard, USB
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
92
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5F61665N50FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 25 Flash Memory
4. FKEY is cleared to H'00 for protection.
5. The download result must be confirmed by the value of the DPFR parameter. Check the value
6. The operating frequency of the CPU is set in the FPEFEQ parameter for initialization. The
Rev. 2.00 Oct. 21, 2009 Page 1160 of 1454
REJ09B0498-0200
⎯ The return value is set in the DPFR parameter.
⎯ After the on-chip program storage area is returned to the user-MAT space, the procedure
⎯ The values of general registers of the CPU are held.
⎯ During download, no interrupts can be accepted. However, since the interrupt requests are
⎯ To hold a level-detection interrupt request, the interrupt must continue to be input until the
⎯ Allocate a stack area of 128 bytes at the maximum in the on-chip RAM before setting the
⎯ If access to the flash memory is requested by the DMAC or DTC during download, the
of the DPFR parameter (one byte of start address of the download destination specified by
FTDAR). If the value of the DPFR parameter is H'00, download has been performed normally.
If the value is not H'00, the source that caused download to fail can be investigated by the
description below.
⎯ If the value of the DPFR parameter is the same as that before downloading, the setting of
⎯ If the value of the DPFR parameter is different from that before downloading, check the SS
settable operating frequency of the FPEFEQ parameter ranges from 8 to 50 MHz. When the
frequency is set otherwise, an error is returned to the FPFR parameter of the initialization
program and initialization is not performed. For details on setting the frequency, see section
25.7.2 (3), Flash Program/Erase Frequency Parameter (FPEFEQ: General Register ER0 of
CPU).
program is resumed. After that, VBR can be set again.
held, when the procedure program is resumed, the interrupts are requested.
download is completed.
SCO bit to 1.
operation cannot be guaranteed. Make sure that an access request by the DMAC or DTC is
not generated.
the start address of the download destination in FTDAR may be abnormal. In this case,
confirm the setting of the TDER bit in FTDAR.
bit or FK bit in the DPFR parameter to confirm the download program selection and FKEY
setting, respectively.

Related parts for R5F61665N50FPV