C8051F537-IT Silicon Laboratories Inc, C8051F537-IT Datasheet - Page 119

• Manufacturer Part Number: C8051F537-IT
• Description: IC 8051 MCU 2K FLASH 20TSSOP
• Manufacturer: Silicon Laboratories Inc
• Series: C8051F53xr

Specifications of C8051F537-IT

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 25MHz
• Connectivity: SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
• Number Of I /o: 16
• Program Memory Size: 2KB (2K x 8)
• Program Memory Type: FLASH
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 5.25 V
• Data Converters: A/D 16x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 20-TSSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Other names: 336-1401

13. Port Input/Output
Digital and analog resources are available through up to 16 I/O pins. Port pins are organized as two or one
byte-wide Ports. Each of the Port pins can be defined as general-purpose I/O (GPIO) or analog input/out-
put; Port pins P0.0 - P2.7 can be assigned to one of the internal digital resources as shown in Figure 13.3.
The designer has complete control over which functions are assigned, limited only by the number of phys-
ical I/O pins. This resource assignment flexibility is achieved through the use of a Priority Crossbar
Decoder. Note that the state of a Port I/O pin can always be read in the corresponding Port latch, regard-
less of the Crossbar settings.
The Crossbar assigns the selected internal digital resources to the I/O pins based on the peripheral priority
order of the Priority Decoder (Figure 13.3 and Figure 13.4). The registers XBR0 and XBR1, defined in SFR
Definition 13.1 and SFR Definition 13.2, are used to select internal digital functions.
Port I/O pins are 5.25 V tolerant over the operating range of V
The Port I/O cells are configured as either push-pull or open-drain in the Port Output Mode registers
(PnMDOUT, where n = 0,1). Complete Electrical Specifications for Port I/O are given in Table 2.9 on
page 33.
Highest
Lowest
Priority
Priority
SYSCLK
Outputs
T0, T1
UART
P0
P1
PCA
CP0
SPI
LIN
(P0.0-P0.7)
(P1.0-P1.7*)
Figure 13.1. Port I/O Functional Block Diagram
2
4
2
7
2
8
8
2
C8051F52x/F52xA/F53x/F53xA
Rev. 1.3
PnSKIP Registers
XBR0, XBR1,
Crossbar
Decoder
Priority
Digital
REGIN
. Figure 13.2 shows the Port cell circuit.
8
8
P0MASK, P0MATCH
P1MASK, P1MATCH
Registers
Cells
Cells
I/O
P0
P1
I/O
available on C8051F53x/
P1.0–1.7 and P0.7
C8051F53xA parts
PnMDIN Registers
PnMDOUT,
P0.0
P0.7
P1.7
P1.0
119