PIC18F26K22-I/ML Microchip Technology, PIC18F26K22-I/ML Datasheet - Page 155

• Manufacturer Part Number: PIC18F26K22-I/ML
• Description: IC PIC MCU 64KB FLASH 28QFN
• Manufacturer: Microchip Technology
• Series: PIC® XLP™ 18Fr

Specifications of PIC18F26K22-I/ML

• Core Size: 8-Bit
• Program Memory Size: 64KB (32K x 16)
• Core Processor: PIC
• Speed: 64MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, HLVD, POR, PWM, WDT
• Number Of I /o: 24
• Program Memory Type: FLASH
• Eeprom Size: 1K x 8
• Ram Size: 3.8K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 19x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-VQFN Exposed Pad
• Controller Family/series: PIC18
• No. Of I/o's: 25
• Eeprom Memory Size: 1KB
• Ram Memory Size: 3896Byte
• Cpu Speed: 64MHz
• No. Of Timers: 7
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

REGISTER 10-7:
REGISTER 10-8:
REGISTER 10-9:
 2010 Microchip Technology Inc.
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 7-3
bit 2-0
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 7-0
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 7
bit 6-3
bit 2-0
Note 1: Available on PIC18(L)F4XK22 devices only.
Note 1: Register description for TRISA, TRISB, TRISC and TRISD.
Note 1: Available on PIC18(L)F4XK22 devices only.
WPUE3
TRISx7
R/W-1
R/W-1
U-0
—
Unimplemented: Read as ‘0’
ANSE<2:0>: RE<2:0> Analog Select bit
1 = Digital input buffer disabled
0 = Digital input buffer enabled
TRISx<7:0>: PORTx Tri-State Control bit
1 = PORTx pin configured as an input (tri-stated)
0 = PORTx pin configured as an output
WPUE3: Weak Pull-up Register bits
1 = Pull-up enabled on PORT pin
1 = Pull-up disabled on PORT pin
Unimplemented: Read as ‘0’
TRISE<7:0>: PORTE Tri-State Control bit
1 = PORTE pin configured as an input (tri-stated)
0 = PORTE pin configured as an output
TRISx6
R/W-1
U-0
U-0
—
—
ANSELE – PORTE ANALOG SELECT REGISTER
TRISx: PORTx TRI-STATE REGISTER
TRISE: PORTE TRI-STATE REGISTER
W = Writable bit
‘1’ = Bit is set
W = Writable bit
‘1’ = Bit is set
W = Writable bit
‘1’ = Bit is set
TRISx5
R/W-1
U-0
U-0
—
—
TRISx4
R/W-1
U-0
U-0
Preliminary
—
—
(1)
(1)
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
TRISx3
R/W-1
U-0
U-0
—
—
PIC18(L)F2X/4XK22
(1)
TRISE2
ANSE2
TRISx2
R/W-1
R/W-1
R/W-1
(1)
(1)
x = Bit is unknown
x = Bit is unknown
x = Bit is unknown
TRISE1
ANSE1
TRISx1
R/W-1
R/W-1
R/W-1
(1)
(1)
DS41412A-page 155
TRISE0
ANSE0
TRISx0
R/W-1
R/W-1
U-0
bit 0
bit 0
bit 0
(1)
(1)