ATTINY261-20MUR Atmel, ATTINY261-20MUR Datasheet - Page 80

• Manufacturer Part Number: ATTINY261-20MUR
• Description: IC MCU AVR 2K FLASH 20MHZ 32QFN
• Manufacturer: Atmel
• Series: AVR® ATtinyr

Specifications of ATTINY261-20MUR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: USI
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Size: 2KB (1K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 128 x 8
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 11x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-VFQFN Exposed Pad
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

11.9
80
Accessing Registers in 16-bit Mode
ATtiny261/461/861
Figure 11-9. Timer/Counter Timing Diagram, Setting of OCF0x, with Prescaler (f
Figure 11-10
Figure 11-10. Timer/Counter Timing Diagram, CTC mode, with Prescaler (f
In 16-bit mode (the TCW0 bit is set to one) the TCNT0H/L and OCR0A/B or TCNT0L/H and
OCR0B/A are 16-bit registers that can be accessed by the AVR CPU via the 8-bit data bus. The
16-bit register must be byte accessed using two read or write operations. The 16-bit
Timer/Counter has a single 8-bit register for temporary storing of the high byte of the 16-bit
access. The same temporary register is shared between all 16-bit registers. Accessing the low
byte triggers the 16-bit read or write operation. When the low byte of a 16-bit register is written
by the CPU, the high byte stored in the temporary register, and the low byte written are both cop-
ied into the 16-bit register in the same clock cycle. When the low byte of a 16-bit register is read
by the CPU, the high byte of the 16-bit register is copied into the temporary register in the same
clock cycle as the low byte is read.
There is one exception in the temporary register usage. In the Output Compare mode the 16-bit
Output Compare Register OCR0A/B is read without the temporary register, because the Output
Compare Register contains a fixed value that is only changed by CPU access. However, in 16-
bit Input Capture mode the ICR0 register formed by the OCR0A and OCR0B registers must be
accessed with the temporary register.
To do a 16-bit write, the high byte must be written before the low byte. For a 16-bit read, the low
byte must be read before the high byte.
TCNTn
(clk
OCRnx
TCNTn
OCFnx
(clk
OCRnx
(CTC)
OCFnx
clk
clk
clk
clk
I/O
PCK
I/O
Tn
PCK
Tn
/8)
/8)
shows the setting of OCF0A and the clearing of TCNT0 in CTC mode.
OCRnx - 1
TOP - 1
OCRnx
TOP
OCRnx Value
TOP
BOTTOM
OCRnx + 1
clk_I/O
/8)
BOTTOM + 1
clk_I/O
2588E–AVR–08/10
OCRnx + 2
/8)