LFXP2-8E-5FTN256I Lattice, LFXP2-8E-5FTN256I Datasheet - Page 138

FPGA - Field Programmable Gate Array 8K LUTs 201 I/O Inst on DSP 1.2V -5 Spd

LFXP2-8E-5FTN256I

Manufacturer Part Number
LFXP2-8E-5FTN256I
Description
FPGA - Field Programmable Gate Array 8K LUTs 201 I/O Inst on DSP 1.2V -5 Spd
Manufacturer
Lattice
Datasheet

Specifications of LFXP2-8E-5FTN256I

Number Of Macrocells
8000
Number Of Programmable I/os
201
Data Ram Size
226304
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 100 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FTBGA-256
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
226304
Number Of I /o
201
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
*
Operating Temperature
-40°C ~ 100°C
Package
256FTBGA
Family Name
LatticeXP2
Device Logic Units
8000
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
201
Ram Bits
226304
Re-programmability Support
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LFXP2-8E-5FTN256I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Table 9-8. CLKDIVB Port Definition
Table 9-9. CLKDIVB Attribute Definition
CLKDIV Declaration in VHDL Source Code
COMPONENT CLKDIVB
-- synthesis translate_off
-- synthesis translate_on
END COMPONENT;
begin
CLKDIVinst0:
-- synthesis translate_off
-- synthesis translate_on
GENERIC MAP(
GENERIC (
PORT (
attribute GSR : string;
attribute GSR of CLKDIVinst0 : label is “DISABLED”;
PORT MAP(
GSR : in String);
CLKI,RST, RELEASE:IN
CDIV1, CDIV2, CDIV4, CDIV8:OUT
GSR
);
CLKI
RST
RELEASE
CDIV1
CDIV2
CDIV4
CDIV8
);
Name
GSR
CLKI
RST
RELEASE
CDIV1
CDIV2
CDIV4
CDIV8
Name
CLKDIVB
=> “disabled”
=> CLKIsig,
=> RSTsig,
=> RELEASEsig,
=> CDIV1sig,
=> CDIV2sig,
=> CDIV4sig,
=> CDIV8sig
GSR Enable
Description
Clock Input
Reset Input, asynchronously forces all outputs low.
Releases outputs synchronously to input clock.
Divided BY 1 Output
Divided BY 2 Output
Divided BY 4 Output
Divided BY 8 Output
std_logic;
9-16
std_logic);
Description
ENABLED/DISABLED
Value
LatticeXP2 sysCLOCK PLL
Design and Usage Guide
DISABLED
Default

Related parts for LFXP2-8E-5FTN256I