DSPIC33EP512MU810T-I/PT Microchip Technology, DSPIC33EP512MU810T-I/PT Datasheet - Page 309

no-image

DSPIC33EP512MU810T-I/PT

Manufacturer Part Number
DSPIC33EP512MU810T-I/PT
Description
100 PINS, 512KB Flash, 52KB RAM, 60 MHz, USB, 2xCAN, 15 DMA 100 TQFP 12x12x1mm T
Manufacturer
Microchip Technology
Series
dsPIC™ 33EPr
Datasheet

Specifications of DSPIC33EP512MU810T-I/PT

Core Processor
dsPIC
Core Size
16-Bit
Speed
60 MIPs
Connectivity
CAN, I²C, IrDA, LIN, QEI, SPI, UART/USART, USB OTG
Peripherals
Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number Of I /o
83
Program Memory Size
512KB (170K x 24)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
24K x 16
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 32x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TQFP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPIC33EP512MU810T-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
18.0
The SPI module is a synchronous serial interface use-
ful for communicating with other peripheral or micro-
controller devices. These peripheral devices can be
serial EEPROMs, shift registers, display drivers, A/D
converters, etc. The SPI module is compatible with
Motorola’s SPI and SIOP interfaces.
FIGURE 18-1:
 2009-2011 Microchip Technology Inc.
Note 1: This data sheet summarizes the features
SSx/FSYNCx
Note 1: In Standard mode, the FIFO is only one level deep.
dsPIC33EPXXXMU806/810/814 and PIC24EPXXXGU810/814
SDOx
SCKx
SDIx
2: Some registers and associated bits
SERIAL PERIPHERAL
INTERFACE (SPI)
of the dsPIC33EPXXXMU806/810/814
and PIC24EPXXXGU810/814 families of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 18. “Serial
Peripheral Interface (SPI)” (DS70569)
of
Reference Manual”, which is available
from
(www.microchip.com).
described in this section may not be
available on all devices. Refer to
Section 4.0 “Memory Organization”
this data sheet for device-specific register
and bit information.
Read SPIxBUF
the
Control
the
Transfer
Sync
SPIx MODULE BLOCK DIAGRAM
“dsPIC33E/PIC24E
Receive Buffer
8-Level FIFO
Microchip
bit 0
SPIxSR
Control
SPIxBUF
(1)
Clock
Shift Control
web
Transmit Buffer
8-Level FIFO
Family
site
Preliminary
Transfer
in
Write SPIxBUF
Select
Edge
(1)
The
PIC24EPXXXGU810/814 device family offers four SPI
modules on a single device. These modules, which are
designated as SPI1, SPI2, SPI3 and SPI4, are function-
ally identical. Each SPI module includes an eight-word
FIFO buffer and allows DMA bus connections. When
using the SPI module with DMA, FIFO operation can be
disabled.
The SPIx serial interface consists of four pins, as
follows:
• SDIx: Serial Data Input
• SDOx: Serial Data Output
• SCKx: Shift Clock Input or Output
• SSx/FSYNCx: Active-Low Slave Select or Frame
The SPIx module can be configured to operate with
two, three or four pins. In 3-pin mode, SSx is not used.
In 2-pin mode, neither SDOx nor SSx is used.
Figure 18-1
module in Standard and Enhanced modes.
Synchronization I/O Pulse
16
Note:
Secondary
1:1 to 1:8
Prescaler
dsPIC33EPXXXMU806/810/814
Internal Data Bus
In this section, the SPI modules are
referred to together as SPIx, or separately
as SPI1, SPI2, SPI3 and SPI4. Special
Function Registers follow a similar nota-
tion. For example, SPIxCON refers to the
control register for the SPI1, SPI2, SPI3
or SPI4 module.
illustrates the block diagram of the SPI
1:1/4/16/64
Prescaler
Primary
DS70616E-page 309
SPIxCON1<1:0>
SPIxCON1<4:2>
Enable
Master Clock
F
P
and

Related parts for DSPIC33EP512MU810T-I/PT