EVAL-ADUC7060QSPZ Analog Devices Inc, EVAL-ADUC7060QSPZ Datasheet - Page 51

• Manufacturer Part Number: EVAL-ADUC7060QSPZ
• Description: Quick Start Development System
• Manufacturer: Analog Devices Inc
• Series: QuickStart™ PLUS Kitr
• Type: MCU, ARM7r

Specifications of EVAL-ADUC7060QSPZ

• Contents: Evaluation Board, Power Supply, Cable, Software, Emulator and Documentation
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: ADuC7060
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: Q5189809

DAC PERIPHERALS
DAC
The ADuC7060 incorporates a 12-bit voltage output DAC on-
chip. The DAC has a rail-to-rail voltage output buffer capable of
driving 5 kΩ/100 pF.
The DAC has four selectable ranges.
•
•
•
•
The maximum signal range is 0 V to AVDD.
Op Amp Mode
As an option, the DAC can be disabled and its output buffer
used as an op amp.
Table 61. DAC0CON MMR Bit Designations
Bit
15:10
9
8
7
6
5
4
3
2
1:0
0 V to V
VREF− to VREF+
ADC5/EXT_REF2IN− to ADC4/EXT_REF2IN+
0 V to AVDD
REF
Value
11
10
01
00
(internal band gap 1.2 V reference)
Name
DACPD
DACBUFLP
OPAMP
DACBUFBYPASS
DACCLK
DACCLR
DACMODE
Rate
DAC range bits
Description
Reserved.
Set to 1 to power down DAC output (DAC output is tristated).
Clear this bit to enable the DAC.
Set to 1 to place the DAC output buffer in low power mode. See the Normal DAC
Mode and Op Amp Mode sections for further details on electrical specifications.
Clear this bit to enable the DAC buffer.
Set to 1 to place the DAC output buffer in op amp mode.
Clear this bit to enable the DAC output buffer for normal DAC operation.
Set to 1 to bypass the output buffer and send the DAC output directly to the
output pin.
Clear this bit to buffer the DAC output.
Set to 1 to update the DAC on the negative edge of HCLK.
Set to 0 to update the DAC on the negative edge of Timer1. This mode is ideally
suited for waveform generation where the next value in the waveform is written
to DAC0DAT at regular intervals of Timer1.
Set to 1 for normal DAC operation.
Set to 0 to clear the DAC output and to set DAC0DAT to 0. Writing to this bit has
an immediate effect on the DAC output.
Set to 1 to enable DAC in 16-bit interpolation mode.
Set to 0 to enable DAC in normal 12-bit mode.
Used with interpolation mode.
Set to 1 to configure the interpolation clock as UCLK/16.
Set to 0 to configure the interpolation clock as UCLK/32.
0 V to AVDD range.
ADC5/EXT_REF2IN− to ADC4/EXT_REF2IN+.
VREF− to VREF+.
0 V to V
Rev. 0 | Page 51 of 100
REF
(1.2 V) range. Internal reference source.
MMR INTERFACE
The DAC is configurable through a control register and a data
register.
DAC0CON Register
Name:
Address:
Default value:
Access:
DAC0CON
0xFFFF0600
0x0200
Read and write
ADuC7060