EVAL-ADUC7060QSPZ Analog Devices Inc, EVAL-ADUC7060QSPZ Datasheet - Page 97

• Manufacturer Part Number: EVAL-ADUC7060QSPZ
• Description: Quick Start Development System
• Manufacturer: Analog Devices Inc
• Series: QuickStart™ PLUS Kitr
• Type: MCU, ARM7r

Specifications of EVAL-ADUC7060QSPZ

• Contents: Evaluation Board, Power Supply, Cable, Software, Emulator and Documentation
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: ADuC7060
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: Q5189809

Table 108. GPxCON MMR Bit Descriptions
Bit
31:30
29:28
27:26
25:24
23:22
21:20
19:18
17:16
15:14
13:12
11:10
9:8
7:6
5:4
3:2
1:0
GPxDAT REGISTERS
GPxDAT are Port x configuration and data registers. They con-
figure the direction of the GPIO pins of Port x, set the output
value for the pins that are configured as output, and store the
input value of the pins that are configured as input.
Table 109. GPxDAT Registers
Name
GP0DAT
GP1DAT
GP2DAT
Table 110. GPxDAT MMR Bit Descriptions
Bit
31:24
23:16
15:8
7:0
GPxSET REGISTERS
GPxSET are data set Port x registers.
Table 111. GPxSET Registers
Name
GP0SET
GP1SET
GP2SET
Description
Reserved.
Reserved.
Reserved.
Selects the function of the P0.6/RTS and P1.6/PWM pins.
Reserved.
Selects the function of the P0.5/CTS and P1.5/PWM3 pins.
Reserved.
Selects the function of the P0.4/IRQ0/PWM1 and
P1.4/PWM2 pins.
Reserved.
Selects the function of the P0.3/MOSI/SDA and P1.3/TRIP
pins.
Reserved.
Selects the function of the P0.2/MISO and P1.2/SYNC pins.
Reserved.
Selects the function of the P0.1/SCLK/SCL, P1.1/SOUT,
and P2.1/IRQ3/PWM5 pins.
Reserved.
Selects the function of the P0.0/ SS , P1.0/IRQ1/SIN/T0,
P2.0/IRQ2/PWM0/EXTCLK pins.
Description
Direction of the data.
Port x data output.
Reflect the state of Port x pins at reset (read only).
Port x data input (read only).
Set to 1 by user to configure the GPIO pin as an output.
Cleared to 0 by user to configure the GPIO pin as an input.
Address
0xFFFF0D20
0xFFFF0D30
0xFFFF0D40
Address
0xFFFF0D24
0xFFFF0D34
0xFFFF0D44
Default Value
0x000000XX
0x000000XX
0x000000XX
Default Value
0x000000XX
0x000000XX
0x000000XX
Access
R/W
R/W
R/W
Access
W
W
W
Rev. 0 | Page 97 of 100
Bit
31:15
23:16
15:8
7:0
Table 112. GPxSET MMR Bit Descriptions
Bit
31:24
23:16
15:0
GPxCLR REGISTERS
GPxCLR are data clear Port x registers.
Table 113. GPxCLR Registers
Name
GP0CLR
GP1CLR
GP2CLR
GPxPAR REGISTERS
The GPxPAR registers program the parameters for Port 0, Port 1,
and Port 2. Note that the GPxDAT MMR must always be written
after changing the GPxPAR MMR.
Table 114. GPxPAR Registers
Name
GP0PAR
GP1PAR
GP2PAR
Table 115. GPxPAR MMR Bit Descriptions
Name
GPL[7:0]
GPDS[7:0]
GPPD[7:0]
Description
Reserved.
Data Port x set bit.
Set to 1 by user to set bit on Port x; also sets the
corresponding bit in the GPxDAT MMR.
Cleared to 0 by user; does not affect the data output.
Reserved.
Address
0xFFFF0D28
0xFFFF0D38
0xFFFF0D48
Address
0xFFFF0D2C
0xFFFF0D3C
0xFFFF0D4C
Description
Reserved.
General I/O port pin functionality lock
registers.
GPL[7:0] = 0, normal operation.
GPL[7:0] = 1, for each GPIO pin, if this bit is
set, writing to the corresponding bit in
GPxCON or GPxDAT register bit has no
effect.
Drive strength configuration. This bit is
configurable.
GPDS[x] = 0, maximum source current is 2 mA.
GPDS[x] = 1, maximum source current is 4 mA.
Pull-Up Disable Port x[7:0].
GPPD[x] = 0, pull-up resistor is active.
GPPD[x] = 1, pull-up resistor is disabled.
Default Value
0x000000XX
0x000000XX
0x000000XX
Default Value
0x00000000
0x00000000
0x00000000
ADuC7060
Access
W
W
W
Access
R/W
R/W
R/W