LAN9311I-NZW Standard Microsystems (SMSC), LAN9311I-NZW Datasheet - Page 451

no-image

LAN9311I-NZW

Manufacturer Part Number
LAN9311I-NZW
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN9311I-NZW

Number Of Primary Switch Ports
2
Internal Memory Buffer Size
32
Operating Supply Voltage (typ)
3.3V
Fiber Support
No
Integrated Led Drivers
Yes
Phy/transceiver Interface
MII
Power Supply Type
Analog
Data Rate (typ)
10/100Mbps
Vlan Support
Yes
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Pin Count
128
Mounting
Surface Mount
Jtag Support
No
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Operating Temperature Classification
Industrial
Data Rate
100Mbps
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9311I-NZW
Manufacturer:
Standard
Quantity:
836
Part Number:
LAN9311I-NZW
Manufacturer:
Microchip Technology
Quantity:
10 000
Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface
Datasheet
SMSC LAN9311/LAN9311i
15.5.8
SYMBOL
t
cycle
t
t
t
A[x:1], END_SEL
t
t
t
csh
asu
dsu
csl
ah
dh
nCS, nWR
PIO Write Cycle Timing
Please refer to
Note: A PIO write cycle begins when both nCS and nWR are asserted. The cycle ends when either
Write Cycle Time
nCS, nWR Assertion Time
nCS, nWR De-assertion Time
Address Setup to nCS, nWR Assertion
Address Hold Time
Data Setup to nCS, nWR De-assertion
Data Hold Time
D[15:0]
or both nCS and nWR are de-asserted. These signals may be asserted and de-asserted in any
order.
Section 8.5.8, "PIO Writes," on page 111
Table 15.12 PIO Write Cycle Timing Values
DESCRIPTION
Figure 15.8 PIO Write Cycle Timing
t
asu
DATASHEET
451
t
csl
for a functional description of this mode.
t
t
cycle
dsu
MIN
45
32
13
0
7
0
0
t
dh
t
ah
TYP
t
csh
Revision 1.7 (06-29-10)
MAX
UNITS
nS
nS
nS
nS
nS
nS
nS

Related parts for LAN9311I-NZW