AM79C972BVD\W AMD (ADVANCED MICRO DEVICES), AM79C972BVD\W Datasheet - Page 73

• Manufacturer Part Number: AM79C972BVD\W
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of AM79C972BVD\W

• Operating Supply Voltage (typ): 3.3V
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Compliant

Expansion Bus Interface
The Am79C972 controller contains an Expansion Bus
Interface that supports Flash and EPROM devices as
boot devices, as well as provides read/write access to
Flash or EPROM.
The signal AS_EBOE is provided to strobe the upper 8
bits of the address into an external ‘374 (D flip-flop) ad-
dress latch. AS_EBOE is asser ted LOW during
EPROM/Flash read operations to control the OE input
of the EPROM/Flash.
The Expansion Bus Address is split into two different
bus es, EBUA _EB A[7:0] and EB DA [15:8]. Th e
EBUA_EBA[7:0] provides the least and the most signif-
icant address byte. When accessing EPROM/Flash,
the EBUA_EBA[7:0] is strobed into an external ‘374 (D
flip-flop) address latch. This constitutes the most signif-
icant portion of the Expansion Bus Address. For
EPROM/Flash accesses, EBUA_EBA[7:0] constitutes
the remaining least significant address byte. For byte
oriented EPROM/Flash accesses, EBDA[15:8] consti-
tutes the upper or middle address byte. EBADDRU
(BCR29, bits 3-0) should be set to 0 when not used,
since EBADDRU constitutes the EBUA portion of the
EBUA_EBA address byte and is strobed into the exter-
nal ’374 address latch.
MIIRXFRTGD
MIIRXFRTGE
MIIRXFRTGD
MIIRXFRTGE
SRDCLK
RX_CLK
RX_DV
SFBD
SF/BD
SRD
Note:
Bitz is last data bit.
Figure 37. MII Receive Frame Tagging
Figure 38. GPSI Mode Frame Tagging
SFD
Bit0 Bit1 Bit2 Bit3 Bit4 Bit5 Bit6 Bit7
Am79C972
The signal EROMCS is connected to the CS/CE input
of the EPROM/Flash. The signal EBWE is connected
to the WE of the Flash device.
The Expansion Data Bus is configured for 8-bit byte ac-
cess during EPROM/Flash accesses. During EPROM/
Flash accesses, EBD[7:0] provides the data byte. See
Figure 39, Figure 40, and Figure 41.
Expansion ROM - Boot Device Access
The Am79C972 controller supports EPROM or Flash
as an Expansion ROM boot device. Both are config-
ured using the same methods and operate the same.
See the previous section on Expansion ROM transfers
to get the PCI timing and functional description of the
transfer method. The Am79C972 controller is function-
ally equivalent to the PCnet-PCI II controller with Ex-
pansion ROM. See Figure 40 and Figure 41.
The Am79C972 controller will always read four bytes for
every host Expansion ROM read access. The interface
to the Expansion Bus runs synchronous to the PCI bus
interface clock. The Am79C972 controller will start the
read operation to the Expansion ROM by driving the
upper 8 bits of the Expansion ROM address on
EBUA_EBA[7:0]. One-half clock later, AS_EBOE goes
high to allow registering of the upper address bits ex-
ternally. The upper portion of the Expansion ROM ad-
dress will be the same for all four byte read cycles.
Bit8
..
..
..
..
Bitx Bity Bitz
21485C-40
21485C-41
73