SC2200UFH-300 AMD (ADVANCED MICRO DEVICES), SC2200UFH-300 Datasheet - Page 189

• Manufacturer Part Number: SC2200UFH-300
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of SC2200UFH-300

• Operating Temperature (min): 0C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Not Compliant

Core Logic Module - Register Summary
AMD Geode™ SC2200 Processor Data Book
I/O Port
487h
489h
48Ah
48Bh
Programmable Interval Timer Registers (Table 6-45)
040h
041h
042h
043h
Programmable Interrupt Controller Registers (Table 6-46)
020h / 0A0h
021h / 0A1h
021h / 0A1h
021h / 0A1h
021h / 0A1h
020h / 0A0h
020h / 0A0h
020h / 0A0h
Keyboard Controller Registers (Table 6-47)
060h
061h
062h
064h
066h
092h
Real-Time Clock Registers (Table 6-48)
070h
071h
072h
073h
Miscellaneous Registers (Table 6-49)
0F0h, 0F1h
170h-177h/
376h-377h
1F0-1F7h/
3F6h-3F7h
4D0h
4D1h
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
WO
WO
WO
WO
WO
WO
WO
WO
WO
RO
W
W
W
R
R
R
Table 6-28. ISA Legacy I/O Register Summary (Continued)
Name
DMA Channel 0 High Page Register
DMA Channel 6 High Page Register
DMA Channel 7 High Page Register
DMA Channel 5 High Page Register
PIT Timer 0 Counter
PIT Timer 0 Status
PIT Timer 1 Counter (Refresh)
PIT Timer 1 Status (Refresh)
PIT Timer 2 Counter (Speaker)
PIT Timer 2 Status (Speaker)
PIT Mode Control Word Register
Read Status Command
Counter Latch Command
Master / Slave PCI ICW1
Master / Slave PIC ICW2
Master / Slave PIC ICW3
Master / Slave PIC ICW4
Master / Slave PIC OCW1
Master / Slave PIC OCW2
Master / Slave PIC OCW3
Master / Slave PIC Interrupt Request and Service Registers for OCW3 Commands
External Keyboard Controller Data Register
Port B Control Register
External Keyboard Controller Mailbox Register
External Keyboard Controller Command Register
External Keyboard Controller Mailbox Register
Port A Control Register
RTC Address Register
RTC Data Register
RTC Extended Address Register
RTC Extended Data Register
Coprocessor Error Register
Secondary IDE Registers
Primary IDE Registers
Interrupt Edge/Level Select Register 1
Interrupt Edge/Level Select Register 2
32580B
Reference
Page 312
Page 314
Page 317
Page 317
Page 318
Page 310
Page 310
Page 310
Page 310
Page 311
Page 311
Page 311
Page 311
Page 312
Page 312
Page 313
Page 313
Page 313
Page 313
Page 313
Page 314
Page 314
Page 316
Page 316
Page 316
Page 316
Page 316
Page 316
Page 317
Page 317
Page 317
Page 317
Page 317
Page 317
197