PI7C8150ND Pericom Semiconductor, PI7C8150ND Datasheet - Page 84

no-image

PI7C8150ND

Manufacturer Part Number
PI7C8150ND
Description
Manufacturer
Pericom Semiconductor
Datasheet

Specifications of PI7C8150ND

Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Operating Temperature (max)
85C
Package Type
BGA
Rad Hardened
No
Case
BGA
Dc
04+
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C8150ND
Quantity:
65
Part Number:
PI7C8150ND-33
Manufacturer:
SMD
Quantity:
626
Part Number:
PI7C8150ND-33
Manufacturer:
ALTERA
0
14.1.32
14.1.33
14.1.34
14.1.35
UPSTREAM MEMORY CONTROL REGISTER – OFFSET 48h
SECONDARY BUS ARBITER PREEMPTION CONTROL
REGISTER – OFFSET 4Ch
UPSTREAM (S TO P) MEMORY BASE REGISTER – OFFSET 50h
UPSTREAM (S TO P) MEMORY LIMIT REGISTER – OFFSET 50h
Bit
16
31:17
Bit
31:28
Bit
3:0
15:4
Bit
Function
Upstream (S to
P) Memory Base
and Limit Enable
Reserved
Function
Secondary bus
arbiter
preemption
contorl
Function
64 bit addressing
Upstream
Memory Base
Address
Function
Type
R/W
R/O
Type
R/W
Type
R/O
R/W
Type
Description
0: Upstream memory is the entire range except the down stream
memory channel
1: Upstream memory is confined to upstream Memory Base and
Limit (See offset 50
Reset to 0
Reserved. Returns 0 when read. Reset to 0
Description
Controls the number of clock cycles after frame is asserted before
preemption is enabled.
1xxx: Preemption off
0000: Preemption enabled after 0 clock cycles after FRAME asserted
0001: Preemption enabled after 1 clock cycle after FRAME asserted
0010: Preemption enabled after 2 clock cycles after FRAME asserted
0011: Preemption enabled after 4 clock cycles after FRAME asserted
0100: Preemption enabled after 8 clock cycles after FRAME asserted
0101: Preemption enabled after 16 clock cycles after FRAME
asserted
0110: Preemption enabled after 32 clock cycles after FRAME
asserted
0111: Preemption enabled after 64 clock cycles after FRAME
asserted
Description
0: 32 bit addressing
1: 64 bit addressing
Reset to 1
Controls upstream memory base address.
Reset to 00000000h
Description
74
th
and 54
March 19, 2003 – Revision 1.04
th
2-PORT PCI-TO-PCI BRIDGE
for upstream memory range)
ADVANCE INFORMATION
PI7C8150

Related parts for PI7C8150ND