PCI-BOARD/S25 Altera, PCI-BOARD/S25 Datasheet - Page 23

no-image

PCI-BOARD/S25

Manufacturer Part Number
PCI-BOARD/S25
Description
Manufacturer
Altera
Datasheet

Specifications of PCI-BOARD/S25

Lead Free Status / Rohs Status
Supplier Unconfirmed
Altera Corporation
8- & 16-Bit Operation
The HSDI port B interface contains two 8-bit links, which can be operated
as a 16-bit port. Although the Stratix device can be used in either host or
slave applications, the choice of pins and layout used on the board limits
the options on this port to a subset of the applications supported by the
Stratix device. When using HSDI port B to connect to another board,
consider the following items:
Table 21
boards operated as host or slave boards.
HyperTransport DUT Chains
The HyperTransport DUT specification defines 3 board types:
The Stratix PCI development board operates as a host or cave board as
determined by the application. Tunnel boards have at least two
independent HyperTransport DUT interfaces and act as conduits between
hosts, caves, and additional tunnels.
16-bit
8-bit (link 0)
8-bit (link 1)
Table 21. HSDI Port B Supported Interfaces
A link with common transmit and receive clocks must connect to a
link with separate transmit and receive clocks.
A host application must allow the generation of a transmit clock
using a separate PLL than the one used for the receive clock.
A slave application can either use a common PLL for the Rx and Tx
or a separate PLL.
HSDI port B link 0 can operate with common transmit and receive
clocks or independent common and receive clocks.
HSDI port B link 1 must operate with common transmit and receive
clocks; therefore, it cannot be used on a host board.
Host
Tunnel
End-chain (cave)
shows the supported interfaces with Stratix PCI development
Interface
Stratix PCI Development Board Data Sheet
Not supported
Not supported
Supported
Host
Supported
Supported
Supported
Slave
23