ADE7166ASTZF8 Analog Devices Inc, ADE7166ASTZF8 Datasheet - Page 91

• Manufacturer Part Number: ADE7166ASTZF8
• Description: IC ENERGY METER 1PHASE 64LQFP
• Manufacturer: Analog Devices Inc

Specifications of ADE7166ASTZF8

• Applications: Energy Measurement
• Core Processor: 8052
• Program Memory Type: FLASH (8 kB)
• Controller Series: ADE71xx
• Ram Size: 512 x 8
• Interface: I²C, SPI, UART
• Number Of I /o: 20
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-LQFP
• Ic Function: Single Phase Energy Measurement IC
• Supply Voltage Range: 3.13V To 3.46V, 2.4V To 3.7V
• Operating Temperature Range: -40°C To +85°C
• Digital Ic Case Style: LQFP
• No. Of Pins: 64
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

INTERRUPT FLAGS
The interrupt flags and status flags associated with the interrupt vectors are shown in Table 72 and Table 73. Most of the interrupts have
flags associated with them.
Table 72. Interrupt Flags
Interrupt Source
IE0
TF0
IE1
TF1
RI + TI
TF2 + EXF2
ITEMP (Temperature ADC)
IPSM (Power Supply)
IADE (Energy Measurement DSP)
Table 73. Status Flags
Interrupt Source
ITEMP (Temperature ADC)
ISPI/I2CI
IRTC (RTC Interval Timer)
WDT (Watchdog Timer)
A functional block diagram of the interrupt system is shown in
Figure 88. Note that the PSM interrupt is the only interrupt in
the highest priority level.
If an external wake-up event occurs to wake the ADE7566/
ADE7569/ADE7166/ADE7169 from PSM2, a pending external
interrupt is generated. When the EX0 or EX1 bit in the Interrupt
Enable SFR (IE, 0xA8) is set to enable external interrupts, the
program counter is loaded with the IE0 or IE1 interrupt vector.
The IE0 and IE1 interrupt flags in the TCON register are not
affected by events that occur when the 8052 MCU core is shut
down during PSM2. See the Power Supply Monitor Interrupt
(PSM) section.
The RTC, temperature ADC, and I
such that pending interrupts cannot be cleared without entering
their respective interrupt service routines. Clearing the RTC
midnight flags and alarm flags does not clear a pending RTC
Flag
SPI2CSTAT
SPI2CSTAT
TIMECON.7
TIMECON.2
WDCON.2
Flag
TCON.1
TCON.5
TCON.3
TCON.7
SCON.1
SCON.0
T2CON.7
T2CON.6
IPSMF.6
MIRQSTL.7
2
C/SPI interrupts are latched
Bit Address
WDS
Bit Address
IE0
TF0
IE1
TF1
TI
RI
TF2
EXF2
FPSM
Rev. A | Page 91 of 144
Description
Temperature ADC Interrupt. Does not have a status flag associated with it.
SPI Interrupt Status Register.
I
RTC Midnight Flag.
RTC Alarm Flag.
Watchdog Timeout Flag.
2
C Interrupt Status Register.
Description
External Interrupt 0.
Timer 0.
External Interrupt 1.
Timer 1.
Transmit Interrupt.
Receive Interrupt.
Timer 2 Overflow Flag.
Timer 2 External Flag.
Temperature ADC Interrupt. Does not have an interrupt flag associated with it.
PSM Interrupt Flag.
Read MIRQSTH, MIRQSTM, MIRQSTL.
interrupt. Similarly, clearing the I
Interrupt Status SFR (SPISTAT, 0xEA) does not cancel a
pending I
until the RTC or I
respective interrupt service routines are entered shortly
thereafter.
Figure 88 shows how the interrupts are cleared when the
interrupt service routines are entered. Some interrupts with
multiple interrupt sources are not automatically cleared;
specifically, the PSM, ADE, UART, and Timer 2 interrupt
vectors. Note that the INT0 and INT1 interrupts are only
cleared if the external interrupt is configured to be triggered by
a falling edge by setting IT0 in the Timer/Counter 0 and
Timer/Counter 1 Control SFR (TCON, 0x88). If INT0 or INT1
is configured to interrupt on a low level, the interrupt service
routine is reentered until the respective pin goes high.
ADE7566/ADE7569/ADE7166/ADE7169
2
C/SPI interrupt. These interrupts remain pending
2
C/SPI interrupt vectors are enabled. Their
2
C/SPI status bits in the SPI