MC68MH360VR33L Freescale Semiconductor, MC68MH360VR33L Datasheet - Page 63

IC MPU QUICC 33MHZ 357-PBGA

MC68MH360VR33L

Manufacturer Part Number
MC68MH360VR33L
Description
IC MPU QUICC 33MHZ 357-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68MH360VR33L

Processor Type
M683xx 32-Bit
Speed
33MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
33MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
4.75V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
357
Package Type
BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68MH360VR33L
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68MH360VR33LR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 4
QMC Exceptions
40
40
QMC interrupt handling involves two principle data structures—the SCC event register
(SCCE) and the circular interrupt table. Figure 4-1 illustrates the circular interrupt table.
INTBASE (interrupt base) points to the starting location of the queue in external memory,
and INTPTR (interrupt pointer) marks the current empty position available to the RISC
processor. Both pointers are host-initialized global QMC parameters; see Table 2-1. The
entry whose W (wrap) bit is set to 1 marks the end of the queue. When one of the QMC
channels generates an interrupt request, the RISC processor writes a new entry to the queue.
In addition to the channel’s number, this entry contains a description of the exception. The
V (valid) bit is then set and INTPTR is incremented. When INTPTR reaches the entry with
W = 1, INTPTR is reset to INTBASE.
An interrupt is written to the interrupt table only if it survives a mask with the INTMASK
(interrupt mask) register. Following a write to the queue, the QMC protocol updates the
SCC event register (SCCE) according to the type of exception.
SOFTWARE POINTER
Figure 4-1. Circular Interrupt Table in External Memory
INTBASE
INTPTR
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Chapter 4. QMC Exceptions
V = 1
V = 1
V = 1
V = 1
V = 0
V = 0
V = 0
V = 0
V = 0
V = 0
W = 0
W = 0
W = 0
W = 0
W = 0
W = 1
W = 0
W = 0
W = 0
W = 0
16 Bits
Interrupt Flags
Interrupt Flags
Interrupt Flags
Interrupt Flags
X
X
X
X
X
X

Related parts for MC68MH360VR33L