MC68030RC33C Freescale Semiconductor, MC68030RC33C Datasheet - Page 20

• Manufacturer Part Number: MC68030RC33C
• Description: IC MPU 32BIT ENHANCED 128-PGA
• Manufacturer: Freescale Semiconductor

Specifications of MC68030RC33C

• Processor Type: M680x0 32-Bit
• Speed: 33MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 128-PGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

MOTOROLA
Number
7-25
7:27
7-29
7-30
7-31
7-:32
7-33
7-34
7-35
7-36
7-37
7-38
7-39
7-40
7-41
7-42
7 -43
7-44
7-45
7-46
7-47
7-48
7 -49
7-50
7-51
7-20
7-21
7-22
7 - 2 3
7-24
7-26
7-28
Figure
Asynchronous Byte and Word Read Cycles - - 32-Bit Port ........
Asynchronous Write Cycle Flowchart .....................................
Asynchronous Read-Write-Read Cycles - - 32-Bit Port ..............
Asynchronous Byte and Word Write Cycles - - 32-Bit Port ........
Asynchronous Read-Modify-Write Cycle Flowchart ....... i ..........
Asynchronous Byte Read-Modify-Write Cycle - - 32-Bit Port
Autovector Operation Timing ................................................
Asynchronous Byte Read Cycle Flowchart ..............................
Long-Word Operand Write - - 8-Bit Port .................................
Synchronous Long-Word Read Cycle F l o w c h a r t - No Burst
Synchronous Read with CIIN Asserted and CBACK Negated .....
Synchronous Write Cycle Flowchart .......................................
Synchronous Write Cycle with Wait States - - CLOUT Asserted
Synchronous Read-Modify-Write Cycle Flowchart ...................
Synchronous Read-Modify-Write Cycle Timing - - CIIN
Burst Operation Flowchart - - Four Long Words Transferred .....
Long-Word Operand Request from $07 with Burst Request
Long-Word Operand Request from $07 with Burst
Long-Word Operand Request from $07 with Burst
Interrupt Acknowledge Cycle Flowchart ..................................
Interrupt Acknowledge Cycle Timing ......................................
Breakpoint Operation Flow ...................................................
Breakpoint Acknowledge Cycle Timing (Exception Signaled) ....
Bus Error without DSACKx ...................................................
Late Bus Error with DSACKx .................................................
Late Bus Error with STERM - - Exception Taken ......................
Long-Word Read - - 8-Bit Port with CLOUT Asserted ................
Long-Word Read - - 16-Bit and 32-Bit Port ..............................
Long-Word Operand Write - - 16-Bit Port ................................
Long-Word Operand Request from $0E - - Burst Fill Deferred...
MC68030 CPU Space Address Encoding .................................
Breakpoint Acknowledge Cycle Timing ......................... :. ........
Allowed .......................................... .................................
Asserted ..........................................................................
and Wait Cycles ................................................................
Request - - CBACK Negated Early
(TAS Instruction with CLOUT or CIIN Asserted) .....................
Request - - CBACK and ClIN Asserted .................................
,LIST OF ILLUSTRATIONS (Continued)
MC68030 USER'S MANUAL
Title
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Number
Page
7-84
7-86
7-38
7-64
7-66
7-69
7-71
7-72
7-73
7-75
7-76
7-77
7-85
7-32
7-33
7-34
7-35
7-37
7-39
7-40
7-41
7-44
7-45
7-49
7-50
7-52
7-53
7-55
7-56
7-62
7-63
7-65
xix