DS21FF44 Maxim Integrated Products, DS21FF44 Datasheet - Page 43
![IC FRAMER E1 4X4 16CH 300-BGA](/photos/6/82/68293/300-bga_21-0304_sml.jpg)
DS21FF44
Manufacturer Part Number
DS21FF44
Description
IC FRAMER E1 4X4 16CH 300-BGA
Manufacturer
Maxim Integrated Products
Datasheet
1.DS21FT44N.pdf
(117 pages)
Specifications of DS21FF44
Controller Type
E1 Framer
Interface
Parallel/Serial
Voltage - Supply
2.97 V ~ 3.63 V
Current - Supply
300mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
300-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
DS21FT44/DS21FF44
to the status and information registers will be immediately followed by a read of the same register. The
read result should be logically AND’ed with the mask byte that was just written and this value should be
written back into the same register to insure that bit does indeed clear. This second write step is necessary
because the alarms and events in the status registers occur asynchronously in respect to their access by the
parallel port. This write-read-write scheme allows an external microcontroller or microprocessor to
individually poll certain bits without disturbing the other bits in the register. This operation is key in
controlling the DS21Q44 with higher–order software languages.
The SSR register operates differently than the other three. It is a read only register and it reports the status
of the synchronizer in real time. This register is not latched and it is not necessary to precede a read of
this register with a write.
The SR1, SR2, and HSR registers have the unique ability to initiate a hardware interrupt by the INT*
output pin. Each of the alarms and events in the SR1, SR2, and HSR can be either masked or unmasked
from the interrupt pin by the Interrupt Mask Register 1 (IMR1), Interrupt Mask Register 2 (IMR2), and
HDLC Interrupt Mask Register (HIMR) respectively. The HIMR register is covered in Section 19.
The interrupts caused by four of the alarms in SR1 (namely RUA1, RRA, RCL, and RLOS) act
differently than the interrupts caused by other alarms and events in SR1 and SR2 (namely RSA1, RDMA,
RSA0, RSLIP, RMF, RAF, TMF, SEC, TAF, LOTC, RCMF, and TSLIP). These four alarm interrupts
will force the INT* pin low whenever the alarm changes state (i.e., the alarm goes active or inactive
according to the set/clear criteria in Table 11-1). The INT* pin will be allowed to return high (if no other
interrupts are present) when the user reads the alarm bit that caused the interrupt to occur. If the alarm is
still present, the register bit will remain set.
The event caused interrupts will force the INT* pin low when the event occurs. The INT* pin will be
allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the
interrupt to occur.
43 of 117