PEB20256EV21GXP Infineon Technologies, PEB20256EV21GXP Datasheet - Page 79

• Manufacturer Part Number: PEB20256EV21GXP
• Manufacturer: Infineon Technologies

Specifications of PEB20256EV21GXP

• Operating Supply Voltage (typ): 2.5/3.3V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Lead Free Status / Rohs Status: Compliant

the PCI side and to read the information from the local microprocessor side. The second
page is used for the opposite direction, from the local microprocessor side to the PCI
side. Each page consists of one status register and seven data registers.
The mailbox provides a ‘doorbell’ capability. In this case an interrupt vector can be
generated to inform the addressed intelligent peripheral that new information has been
stored in the mailbox. This interrupt vector will be generated on write accesses to the
status register of the selected page.
As an example, consider when the PCI host system wants to transfer data to an
intelligent peripheral. First it loads data into the mailbox data registers MBP2E1 through
MBP2E7, and then writes a status information to the mailbox status register MBP2E0.
This last action causes an interrupt vector to be written to the interrupt FIFO which is
connected to the local bus. The presence of an interrupt vector results in assertion of pin
LINT. The intelligent peripheral recognizes the interrupt pin asserted and reads the
interrupt vector out of the interrupt FIFO (which results in deassertion of pin LINT), and
then reads data from the mailbox data registers.
•
Figure 4-12
Alternately, consider when an intelligent peripheral connected to the local bus wants to
transfer data to the PCI host system. First it loads data into the mailbox data registers
MBE2P1 through MBE2P7 and then it writes status information to the mailbox status
register MBE2P0. This causes a system interrupt vector to be written to the PCI host
system, indicating that valid data is contained in the mailbox data registers.
Data Sheet
Interrupt Controller
PCI Interface
PCI Side
Mailbox Structure
Interrupt Vector
read
only
MBP2E1..MBP2E7
MBE2P1..MBE2P7
PCI --> Local Bus
Local Bus --> PCI
Mailbox registers
Mailbox registers
MBP2E0
MBE2P0
79
read
only
Interrupt Vector
Local Bus Interface
Interrupt Controller
Functional Description
Local Bus
PEB 20256 E
PEF 20256 E
04.2001