AT90PWM161 Atmel Corporation, AT90PWM161 Datasheet - Page 111

no-image

AT90PWM161

Manufacturer Part Number
AT90PWM161
Description
Manufacturer
Atmel Corporation
Datasheet

Specifications of AT90PWM161

Flash (kbytes)
16 Kbytes
Pin Count
20
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
20
Ext Interrupts
3
Usb Speed
No
Usb Interface
No
Spi
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
11
Adc Resolution (bits)
10
Adc Speed (ksps)
125
Analog Comparators
3
Resistive Touch Screen
No
Dac Channels
1
Dac Resolution (bits)
10
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
0.25
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 125
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
1
Output Compare Channels
8
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT90PWM161-16MN
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT90PWM161-WN
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
12.7.1
7734P–AVR–08/10
Frequency distribution
According to the ramp mode and the enhanced resolution mode (defined by PBFMn1:0), the average fre-
quency deviation Δf can take three different values:
These values are applied according to the running mode and the enhanced resolution mode as per
12-5 on page
It must be noted that, in one and two ramps modes, it is possible to apply the FWM only on pulse width
while keeping a constant frequency.
Table 12-5.
1.
The frequency modulation is done by switching two frequencies in a 16 consecutive cycle frame. These
two frequencies are f
is the nearest base frequency below the wanted frequency. The number of f
number of f
pattern. This pattern can be as given in the following table or by any other implementation which give an
equivalent evenly distribution.
At the end of the 15th cycle (numbered 14 on
the bit PEOEPEn (PSC n End Of Enhanced Cycle Interrupt Enable) is set. This allows:
Four Ramps
Two Ramps
One Ramp
Center aligned
• To modify the modulation only on a new enhanced cycle start.
• To extend the enhanced modulation accuracy by software.
Running Mode
Note: The modulation is on the pulse width.
b2
111;
is d. The f
Frequency deviation with Flank Width Modulation
b1
and f
b1
and f
b2
where f
b2
frequencies are evenly distributed in the frame according to a predefined
Δf1 average
Δf1
Δf1
Δf1
Δf2
RB
00
Δf2 average
b1
(
(
is the nearest base frequency above the wanted frequency and f
Δf average
Table 12-6
(
)
)
=
=
f
RB+RA
f
PSC
PSC
Δf2
Δf2
Δf1
Δf2
)
01
) an interrupt can be generated. This is the case if
=
×
×
------------------------- -
16k k
0
---------------------- -
8k k
PBFMn1:0
(
(
d
d
+
+
2
1
)
)
b1
Δf1
0
Δf2
SB
10
0
(1)
in the frame is (d-16) and the
AT90PWM81
SB+SA
Δf2
Δf2
11
0
0
Table
111
b2

Related parts for AT90PWM161