ATxmega64A1 Atmel Corporation, ATxmega64A1 Datasheet - Page 50

• Manufacturer Part Number: ATxmega64A1
• Manufacturer: Atmel Corporation

Specifications of ATxmega64A1

• Flash (kbytes): 64 Kbytes
• Pin Count: 100
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 78
• Ext Interrupts: 78
• Usb Speed: No
• Usb Interface: No
• Spi: 12
• Twi (i2c): 4
• Uart: 8
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 16
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 4
• Resistive Touch Screen: No
• Dac Channels: 4
• Dac Resolution (bits): 12
• Temp. Sensor: Yes
• Crypto Engine: AES/DES
• Sram (kbytes): 4
• Eeprom (bytes): 2048
• Self Program Memory: YES
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 8
• Output Compare Channels: 24
• Input Capture Channels: 24
• Pwm Channels: 24
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

5.3
5.3.1
5.3.2
5.4
8077H–AVR–12/09
DMA Transaction
Transfer Triggers
Block Transfer and Repeat
Burst Transfer
A complete DMA read and write operation between memories and/or peripherals is called a
DMA transaction. A transaction is done in data blocks and the size of the transaction (number of
bytes to transfer) is selectable from software and controlled by the block size and repeat counter
settings. Each block transfer is divided into smaller bursts.
The size of the block transfer is set by the Block Transfer Count Register, and can be anything
from 1 byte to 64 KBytes.
A repeat counter can be enabled to set a number of repeated block transfers before a transac-
tion is complete. The repeat is from 1 to 255 and unlimited repeat count can be achieved by
setting the repeat count to zero.
As the AVR CPU and DMA controller use the same data buses a block transfer is divided into
smaller burst transfers. The burst transfer is selectable to 1, 2, 4, or 8 bytes. This means that, if
the DMA acquires a data bus and a transfer request is pending it will occupy the bus until all
bytes in the burst transfer is transferred.
A bus arbiter controls when the DMA controller and the AVR CPU can use the bus. The CPU
always has priority, so as long as the CPU request access to the bus, any pending burst transfer
must wait. The CPU requests bus access when it executes an instruction that write or read data
to SRAM, I/O memory, EEPROM and the External Bus Interface. For more details on memory
access bus arbitration, refer to
Figure 5-1.
DMA transfers can only be started when a DMA transfer request is detected. A transfer request
can be triggered from software, from an external trigger source (peripheral) or from an event.
There are dedicated source trigger selections for each DMA channel. The available trigger
sources may vary from device to device, depending on the modules or peripherals that exist in
the device. Using a transfer trigger for a module or peripherals that does not exist will have no
effect, for a list of all transfer triggers refer to
page
58.
Four-byte burst mode
DMA transaction.
Burst transfer
Block size: 12 bytes
”Data Memory” on page
DMA transaction
”TRIGSRC - DMA Channel Trigger Source” on
Repeat count: 2
22.
Block transfer
XMEGA A
50