STM32W108CC STMicroelectronics, STM32W108CC Datasheet - Page 133

• Manufacturer Part Number: STM32W108CC
• Description: High-performance, IEEE 802.15.4 wireless system-on-chip with embedded Flash memory
• Manufacturer: STMicroelectronics

Specifications of STM32W108CC

• Receive Current (w/ Cpu): 27 mA
• Transmit Current (w/ Cpu, +3 Dbm Tx): 31 mA
• Low Deep Sleep Current, With Retained Ram And Gpio: 400 nA/800 nA with/without sleep timer
• Standard Arm Debug Capabilities: Flash patch & breakpoint; data watchpoint & trace; instrumentation trace macrocell
• Single Voltage Operation: 2.1-3.6 V with internal 1.8 V and 1.25 V regulators

STM32W108HB STM32W108CC STM32W108CB STM32W108CZ
10.1.9
To control the output waveform, software can update the TIMx_CCRy register at any time,
provided that the buffer register is not enabled (TIM_OCyBE = 0). Otherwise TIMx_CCRy
shadow register is updated only at the next update event. An example is given in
Figure 35. Output compare mode, toggle on OC1
PWM mode
Pulse width modulation mode allows you to generate a signal with a frequency determined
by the value of the TIMx_ARR register, and a duty cycle determined by the value of the
TIMx_CCRy register.
PWM mode can be selected independently on each channel (one PWM per OCy output) by
writing 110 (PWM mode 1) or 111 (PWM mode 2) in the TIM_OCyM bits in the
TIMx_CCMR1 register. The corresponding buffer register must be enabled by setting the
TIM_OCyBE bit in the TIMx_CCMR1 register. Finally, in up-counting or center-aligned mode
the auto-reload buffer register must be enabled by setting the TIM_ARBE bit in the
TIMx_CR1 register.
Because the buffer registers are only transferred to the shadow registers when an update
event occurs, before starting the counter initialize all the registers by setting the TIM_UG bit
in the TIMx_EGR register.
OCy polarity is software programmable using the TIM_CCyP bit in the TIMx_CCER register.
It can be programmed as active high or active low. OCy output is enabled by the TIM_CCyE
bit in the TIMx_CCER register. Refer to the TIMx_CCER register description in the
Registers section for more details.
In PWM mode (1 or 2), TIMx_CNT and TIMx_CCRy are always compared to determine
whether TIMx_CCRy ≤ TIMx_CNT or TIMx_CNT ≤ TIMx_CCRy,depending on the direction of
the counter. The OCyREF signal is asserted only:
●
●
When the result of the comparison changes, or
When the output compare mode (TIM_OCyM bits in the TIMx_CCMR1 register)
switches from the "frozen" configuration (no comparison, TIM_OCyM = 000) to one of
the PWM modes (TIM_OCyM = 110 or 111).
Doc ID 16252 Rev 13
General-purpose timers
Figure
133/232
35.