STM32W108CC STMicroelectronics, STM32W108CC Datasheet - Page 154

no-image

STM32W108CC

Manufacturer Part Number
STM32W108CC
Description
High-performance, IEEE 802.15.4 wireless system-on-chip with embedded Flash memory
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32W108CC

Receive Current (w/ Cpu)
27 mA
Transmit Current (w/ Cpu, +3 Dbm Tx)
31 mA
Low Deep Sleep Current, With Retained Ram And Gpio
400 nA/800 nA with/without sleep timer
Standard Arm Debug Capabilities
Flash patch & breakpoint; data watchpoint & trace; instrumentation trace macrocell
Single Voltage Operation
2.1-3.6 V with internal 1.8 V and 1.25 V regulators

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32W108CCT6
Manufacturer:
ST
0
Part Number:
STM32W108CCU7
Manufacturer:
ST
0
Part Number:
STM32W108CCU73
Manufacturer:
ST
0
Part Number:
STM32W108CCU73TR
Manufacturer:
ST
0
Part Number:
STM32W108CCU74
Manufacturer:
ST
0
General-purpose timers
10.3.3
Table 90.
154/232
TIM_E
TP
31
15
rw
TIM_E
Bits [13:12] TIM_ETPS: External Trigger Prescaler
CE
30
14
rw
Timer x slave mode control register (TIMx_SMCR)
Address offset: 0xE008 (TIM1) and 0xF008 (TIM2)
Reset value:
Timer x slave mode control register (TIMx_SMCR)
Bit 15 TIM_ETP: External Trigger Polarity
Bit 14 TIM_ECE: External Clock Enable
29
13
TIM_ETPS
rw
This bit selects whether ETR or the inverse of ETR is used for trigger operations.
0: ETR is non-inverted, active at a high level or rising edge.
1: ETR is inverted, active at a low level or falling edge.
This bit enables external clock mode 2.
0: External clock mode 2 disabled.
1: External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF
signal.
Note: Setting the TIM_ECE bit has the same effect as selecting external clock mode 1 with
External trigger signal ETRP frequency must be at most 1/4 of CK frequency. A prescaler can
be enabled to reduce ETRP frequency. It is useful with fast external clocks.
00: ETRP prescaler off.
01: Divide ETRP frequency by 2.
10: Divide ETRP frequency by 4.
11: Divide ETRP frequency by 8.
28
12
TRGI connected to ETRF (TIM_SMS=111 and TIM_TS=111).
mode, gated mode and trigger mode. TRGI must not be connected to ETRF in this case
(the TIM_TS bits must not be 111).
If external clock mode 1 and external clock mode 2 are enabled at the same time, the
external clock input will be ETRF.
It is possible to use this mode simultaneously with the following slave modes: reset
27
11
0x0000 0000
26
10
TIM_ETF
STM32W108HB STM32W108CC STM32W108CB STM32W108CZ
rw
25
9
Doc ID 16252 Rev 13
24
8
Reserved
TIM_M
SM
23
rw
7
22
6
TIM_TS
rw
21
5
20
4
Reserv
19
ed
3
18
2
TIM_SMS
17
rw
1
16
0

Related parts for STM32W108CC