STM32W108CC STMicroelectronics, STM32W108CC Datasheet - Page 137

no-image

STM32W108CC

Manufacturer Part Number
STM32W108CC
Description
High-performance, IEEE 802.15.4 wireless system-on-chip with embedded Flash memory
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32W108CC

Receive Current (w/ Cpu)
27 mA
Transmit Current (w/ Cpu, +3 Dbm Tx)
31 mA
Low Deep Sleep Current, With Retained Ram And Gpio
400 nA/800 nA with/without sleep timer
Standard Arm Debug Capabilities
Flash patch & breakpoint; data watchpoint & trace; instrumentation trace macrocell
Single Voltage Operation
2.1-3.6 V with internal 1.8 V and 1.25 V regulators

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32W108CCT6
Manufacturer:
ST
0
Part Number:
STM32W108CCU7
Manufacturer:
ST
0
Part Number:
STM32W108CCU73
Manufacturer:
ST
0
Part Number:
STM32W108CCU73TR
Manufacturer:
ST
0
Part Number:
STM32W108CCU74
Manufacturer:
ST
0
STM32W108HB STM32W108CC STM32W108CB STM32W108CZ
Figure 38. Example of one pulse mode
For example, to generate a positive pulse on OC1 with a length of tPULSE and after a delay
of tDELAY as soon as a rising edge is detected on the TI2 input pin, using TI2FP2 as trigger
1:
The t
The tPULSE is defined by the difference between the auto-reload value and the compare
value (TIMx_ARR - TIMx_CCR1).
To build a waveform with a transition from 0 to 1 when a compare match occurs and a
transition from 1 to 0 when the counter reaches the auto-reload value, enable PWM mode 2
by writing TIM_OC1M = 111 in the TIMx_CCMR1 register. Optionally, enable the buffer
registers by writing TIM_OC1BE = 1 in the TIMx_CCMR1 register and TIM_ARBE in the
TIMx_CR1 register. In this case, also write the compare value in the TIMx_CCR1 register,
the auto-reload value in the TIMx_ARR register, generate an update by setting the TIM_UG
bit, and wait for external trigger event on TI2. TIM_CC1P is written to 0 in this example.
In the example, the TIM_DIR and TIM_CMS bits in the TIMx_CR1 register should be low.
Since only one pulse is desired, software should set the TIM_OPM bit in the TIMx_CR1
register to stop the counter at the next update event (when the counter rolls over from the
auto-reload value back to 0).
Map TI2FP2 on TI2 by writing TIM_IC2S = 01 in the TIMx_CCMR1 register.
TI2FP2 must detect a rising edge. Write TIM_CC2P = 0 in the TIMx_CCER register.
Configure TI2FP2 as trigger for the slave mode controller (TRGI) by writing TIM_TS =
110 in the TIMx_SMCR register.
TI2FP2 is used to start the counter by writing TIM_SMS to 110 in the TIMx_SMCR
register (trigger mode).
The OPM waveform is defined: Write the compare registers, taking into account the
clock frequency and the counter prescaler.
DELAY
is defined by the value written in the TIMx_CCR1 register.
Doc ID 16252 Rev 13
General-purpose timers
137/232

Related parts for STM32W108CC