ST72561J9-Auto STMicroelectronics, ST72561J9-Auto Datasheet - Page 243

no-image

ST72561J9-Auto

Manufacturer Part Number
ST72561J9-Auto
Description
8-bit MCU for automotive
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST72561J9-Auto

Hdflash Endurance
100 cycles, data retention 20 years at 55 °C
5 Power Saving Modes
halt, auto wake up from halt, active halt, wait and slow
ST72561-Auto
Bit 7 = WKUIE Wake-Up Interrupt Enable
Bits 6:4 = reserved. Forced to 0 by hardware.
Bit 3 = FOVIE FIFO Overrun Interrupt Enable\
Bit 2 = FFIE FIFO Full Interrupt Enable
Bit 1 = FMPIE FIFO Message Pending Interrupt Enable
Bit 0 = TMEIE Transmit Mailbox Empty Interrupt Enable
CAN error status register (CESR)
Read/ write
Reset value: 0000 0000 (00h)
Bit 7 = reserved. Forced to 0 by hardware.
Bits 6:4 = LEC[2:0] Last Error Code
Read/ set/ clear
This field holds a code which indicates the type of the last error detected on the CAN bus. If
a message has been transferred (reception or transmission) without error, this field will be
cleared to ‘0’. The code 7 is unused and may be written by the CPU to check for update
Table 85.
0: no interrupt when WKUI is set.
1: interrupt generated when WKUI bit is set.
0: no interrupt when FOVR bit is set.
1: interrupt generated when FOVR bit is set.
0: no interrupt when FULL bit is set.
1: interrupt generated when FULL bit is set.
0: no interrupt on FMP[1:0] bits transition from 00b to 01b.
1: interrupt generated on FMP[1:0] bits transition from 00b to 01b.
0: no interrupt when RQCPx bit is set.
1: interrupt generated when RQCPx bit is set.
7
0
Code
0
1
2
3
4
5
6
7
LEC error types
LEC2
No Error
Stuff Error
Form Error
Acknowledgment Error
Bit recessive Error
Bit dominant Error
CRC Error
Set by software
LEC1
Doc ID 12370 Rev 8
LEC0
0
Error type
BOFF
beCAN controller (beCAN)
EPVF
EWGF
243/324
0

Related parts for ST72561J9-Auto