N25Q128 Numonyx, N25Q128 Datasheet - Page 47
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
N25Q128
Manufacturer Part Number
N25Q128
Description
128-mbit 3 V, Multiple I/o, 4-kbyte Subsector Erase On Boot Sectors, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
Manufacturer
Numonyx
Datasheet
1.N25Q128.pdf
(180 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
N25Q128A11B1240F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
N25Q128A11B1241F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
N25Q128A11BSF40F
Manufacturer:
MICRON
Quantity:
1 200
Company:
Part Number:
N25Q128A11BSF40G
Manufacturer:
LT
Quantity:
726
Company:
Part Number:
N25Q128A11E1240E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
N25Q128A11E1240E
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
N25Q128A11E1241E
Manufacturer:
MICRON/镁光
Quantity:
20 000
Company:
Part Number:
N25Q128A11EF740E
Manufacturer:
SAMSUNG
Quantity:
560
Company:
Part Number:
N25Q128A11EF740F
Manufacturer:
TI
Quantity:
101
Company:
Part Number:
N25Q128A11EF840E
Manufacturer:
DIODES
Quantity:
3 000
Part Number:
N25Q128A11EF840E
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
N25Q128A11ESE40F
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
N25Q128A11ESE40G
Manufacturer:
MIRON
Quantity:
20 000
6.5.7
The bit is set (FSR<2>=1) within the Erase Suspend Latency time, that is as soon as the
Program/Erase Suspend command (PES) has been issued, therefore the device may still
complete the operation before entering the Suspend Mode.
The Program Suspend Status should be considered valid when the P/E Controller bit is high
(FSR<7>=1).
When a Program/Erase Resume command (PER) is issued the Program Suspend Status bit
returns Low (FSR<2>=0)
Protection Status bit
The bit 1 of the Flag Status Register represents the Protection Status bit. It indicates that an
Erase or Program operation has tried to modify the contents of a protected array sector, or
that a modify operation has tried to access to a locked OTP space. The Protection Status bit
is related to all possible protection violations as follows:
Once set High, the Protection Status bit can only be reset Low (FSR<1>=0) by a Clear Flag
Status Register command (CLFSR). If set High it should be reset before a new command is
issued, otherwise the new command will appear to fail.
The sector is protected by Software Protection Mode 1 (SPM1) Lock registers,
The sector is protected by Software Protection Mode 2 (SPM2) Block Protect Bits
(standard SPI Status Register),
An attempt to program OTP when locked,
A Write Status Register command (WRSR) on STD SPI Status Register when locked by
the SRWD bit in conjunction with the Write Protect (W/VPP) signal (Hardware Protection
Mode).
47/180