upd78f0103hmca1-5a4-a Renesas Electronics Corporation., upd78f0103hmca1-5a4-a Datasheet - Page 318

no-image

upd78f0103hmca1-5a4-a

Manufacturer Part Number
upd78f0103hmca1-5a4-a
Description
8-bit Single-chip Microcontrollers
Manufacturer
Renesas Electronics Corporation.
Datasheet
18.4 Cautions for Power-on-Clear Circuit
voltage (V
release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.
<Action>
software counter that uses a timer, and then initialize the ports.
• If supply voltage fluctuation is 50 ms or less in vicinity of POC detection voltage
318
Note 1
In a system where the supply voltage (V
After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a
Notes 1.
POC
2.
3.
), the system may be repeatedly reset and released from the reset status. In this case, the time from
No
If reset is generated again during this period, initialization processing is not started.
A flowchart is shown on the next page.
Waiting for the oscillation stabilization time is not required when the external RC oscillation clock is
selected as the high-speed system clock by the option byte.
switched without reading the OSTC value.
Figure 18-3. Example of Software Processing After Release of Reset (1/2)
50 ms has passed?
Change CPU clock
Check stabilization
Checking cause
(TMIFH1 = 1?)
(set to 50 ms)
of oscillation
of reset
Initialization
processing
Start timer
Reset
Power-on-clear
Yes
Note 2
CHAPTER 18 POWER-ON-CLEAR CIRCUIT
DD
User’s Manual U16846EJ3V0UD
) fluctuates for a certain period in the vicinity of the POC detection
; The internal oscillation clock is set as the CPU clock when
; The cause of reset (power-on-clear, WDT, LVI, or clock monitor)
; 8-bit timer H1 can operate with the internal oscillation clock.
; Check the stabilization of oscillation of the high-speed system clock by using
; Change the CPU clock from the internal oscillation clock
; TMIFH1 = 1: Interrupt request is generated.
; Initialization of ports
the reset signal is generated
can be identified by the RESF register.
Source: f
(f
the OSTC register
to the high-speed system clock.
R
: internal oscillation clock frequency)
R
(480 kHz (MAX.))/2
Note 3
.
7
× compare value 200 = 53 ms
Therefore, the CPU clock can be

Related parts for upd78f0103hmca1-5a4-a