mg82fel308 Megawin Technology, mg82fel308 Datasheet - Page 63

no-image

mg82fel308

Manufacturer Part Number
mg82fel308
Description
A Single-chip Microcontroller Based On A High Performance 1-t Architecture 80c51
Manufacturer
Megawin Technology
Datasheet
Bit 4: REN, Enable serial reception.
0: Clear by software to disable reception.
1: Set by software to enable reception.
Bit 3: TB8, The 9
Bit 2: RB8, In Modes 2 and 3, the 9
Bit 1: TI. Transmit interrupt flag.
0: Must be cleared by software.
1: Set by hardware at the end of the 8
Bit 0: RI. Receive interrupt flag.
0: Must be cleared by software.
1: Set by hardware at the end of the 8
SBUF: Serial Buffer Register
SFR Address
SFR Page
Bit 7~0: It is used as the buffer register in transmission and reception.
SADDR: Slave Address Register
SFR Address
SFR Page
SADEN: Slave Address Mask Register
SFR Address
SFR Page
SADDR register is combined with SADEN register to form Given/Broadcast Address for automatic address
recognition. In fact, SADEN functions as the “mask” register for SADDR register. The following is the example for
it.
The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zero in this
result is considered as “don’t care”. Upon reset, SADDR and SADEN are loaded with all 0s. This produces a
Given Address of all “don’t care” and a Broadcast Address of all “don’t care”. This disables the automatic address
detection feature.
PCON0: Power Control Register 0
This document information is the intellectual property of Megawin Technology.
© Megawin Technology Co., Ltd. 2009 All rights reserved.
QP-7300-03D
63/84
SBUF[7]
was received. In Mode 0, RB8 is not used.
in any serial transmission.
in any serial reception (except see SM2).
R/W
R/W
R/W
7
7
7
MEGAWIN
MAKE YOU WIN
SBUF[6]
= All
= 0x99
= 0xA9
= All
= 0xB9
= All
th
R/W
R/W
R/W
6
6
6
SADDR =
SADEN =
Given
data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.
SBUF[5]
=
R/W
R/W
R/W
5
5
5
1111 1101
1100 0000
1100 00x0
th
data bit that was received. In Mode 1, if SM2 = 0, RB8 is the stop bit that
th
th
bit time in Mode 0, or halfway through the stop bit time in the other modes,
SBUF[4]
bit time in Mode 0, or at the beginning of the stop bit in the other modes,
R/W
R/W
R/W
4
4
4
Reset Value = XXXX-XXXX
Reset Value = 0000-0000
Reset Value = 0000-0000
SBUF[3]
R/W
R/W
R/W
3
3
3
The Given slave address will be checked except
bit 1 is treated as “don’t care”
SBUF[2]
R/W
R/W
R/W
2
2
2
SBUF[1]
MG82FE(L)308/316
R/W
R/W
R/W
1
1
1
Preliminary, v 0.04
SBUF[0]
R/W
R/W
R/W
0
0
0

Related parts for mg82fel308