mg82fel308 Megawin Technology, mg82fel308 Datasheet - Page 78

no-image

mg82fel308

Manufacturer Part Number
mg82fel308
Description
A Single-chip Microcontroller Based On A High Performance 1-t Architecture 80c51
Manufacturer
Megawin Technology
Datasheet
Bit 4: P1S0, Serial Port on P1.7/P1.6.
0: Keep serial port RXD/TXD on P3.0/P3.1.
1: Switch serial port RXD/TXD on P1.6/P1.7.
Bit 3: GF2, General purpose Flag 2.
Bit 2~1: Reserved.
Bit 0: DPS, dual DPTR Selector.
0: Select DPTR0.
1: Select DPTR1.
AUXR2: Auxiliary Register 2
SFR Address
SFR Page
Bit 7: T0X12, Timer 1 clock source selector while C/T=0.
0: Clear to select SYSCLK/12.
1: Set to select SYSCLK as the clock source.
Bit 6: T1X12, Timer 1 clock source selector while C/T=0.
0: Clear to select SYSCLK/12.
1: Set to select SYSCLK as the clock source.
Bit 5: URM0X6, Serial Port mode 0 baud rate selector.
0: Clear to select SYSCLK/12 as the baud rate for UART Mode 0.
1: Set to select SYSCLK/2 as the baud rate for UART Mode 0.
Bit 3~2: Reserved.
Bit 1: T1CKOE, Timer 1 Clock Output Enable.
0: Disable Timer 1 clock output.
1: Enable Timer 1 clock output on P3.5.
Bit 0: T0CKOE, Timer 0 Clock Output Enable.
0: Disable Timer 0 clock output.
1: Enable Timer 0 clock output on P3.4.
This document information is the intellectual property of Megawin Technology.
© Megawin Technology Co., Ltd. 2009 All rights reserved.
QP-7300-03D
78/84
T0X12
R/W
7
MEGAWIN
MAKE YOU WIN
T1X12
= 0x87
= All
R/W
6
URM0X6
R/W
5
--
4
R
Reset Value = 000X-XX00
--
3
R
--
2
R
T1CKOE
MG82FE(L)308/316
R/W
1
Preliminary, v 0.04
T0CKOE
R/W
0

Related parts for mg82fel308