ep2sgx30c Altera Corporation, ep2sgx30c Datasheet - Page 28

• Manufacturer Part Number: ep2sgx30c
• Description: Stratix Ii Gx Device Data Sheet
• Manufacturer: Altera Corporation

Transceivers
2–20
Stratix II GX Device Handbook, Volume 1
Figure 2–17. Deserializer
Note to
(1)
Word Aligner
The deserializer block creates 8-, 10-, 16-, or 20-bit parallel data. The
deserializer ignores protocol symbol boundaries when converting this
data. Therefore, the boundaries of the transferred words are arbitrary. The
word aligner aligns the incoming data based on specific byte or word
boundaries. The word alignment module is clocked by the local receiver
recovered clock during normal operation. All the data and programmed
patterns are defined as big-endian (most significant word followed by
least significant word). Most-significant-bit-first protocols such as
SONET/SDH should reverse the bit order of word align patterns
programmed.
This is a 10-bit deserializer. The deserializer can also convert 8, 16, or 20 bits of data.
parallel clock
High-speed
serial clock
Low-speed
Figure
2–17:
Note (1)
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
D8
D9
Altera Corporation
October 2007
10