mc68336 Freescale Semiconductor, Inc, mc68336 Datasheet - Page 24

no-image

mc68336

Manufacturer Part Number
mc68336
Description
An Introduction To The Mc68331 And Mc68332
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68336ACAB20
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68336ACAB25
Manufacturer:
FREESCAL
Quantity:
850
Part Number:
mc68336ACAB25
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68336ACFT20
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68336AMAB20
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68336CMAB20
Manufacturer:
FREESCAL
Quantity:
850
Part Number:
mc68336GCAB20
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68336GCAB25
Manufacturer:
FREESCAL
Quantity:
246
Part Number:
mc68336GCFT20
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68336GMFT20
Manufacturer:
IR
Quantity:
100
Part Number:
mc68336GMFT20
Manufacturer:
FREESCAL
Quantity:
246
Part Number:
mc68336GMFT20
Manufacturer:
FREESCALE
Quantity:
20 000
2.10.4.2 Autovectors
When an external device cannot supply a vector number in response to an IACK cycle, an autovector can
be used instead. The autovector number is determined by the priority of the interrupt request. For example,
autovector number two corresponds to IRQ2. In order for an autovector to be used the IACK cycle must be
terminated by an AVEC signal. There are two ways to do this: either assert the AVEC signal externally or
use the chip-select circuitry to provide the AVEC signal. Once the bus cycle has been terminated, the CPU
saves the current context, loads the 32-bit vector into the PC, and begins to execute the service routine at
that address.
One way to use autovectors is to tie the AVEC pin to ground. This effectively generates an external AVEC
signal only in response to all IACK cycles caused by external interrupt service requests. If it is not desirable
for all external interrupts to autovector, specific external devices can assert AVEC in response to an IACK
cycle. However, in this case it is usually easier to set up a chip-select circuit to provide the AVEC signal
internally.
Perform the following steps to set up a chip-select circuit to generate the AVEC signal:
See 4.2 Configuring the System Integration Module for a more detailed description of the fields in chip-
select option registers.
2.10.5 Level-Sensitive versus Edge-Sensitive Interrupt Pins
Interrupt pins IRQ[6:1] are level sensitive. Assertion of an active-low signal connected to one of these pins
is recognized as a valid interrupt request if the interrupt priority level of the pin is greater than the value of
the IPL field in the CPU status register (SR). Once an interrupt service request is recognized, the SR is cop-
ied onto the stack, then the IPL value is changed to match the priority level of the interrupt being serviced.
This prevents interrupts of the same or lower priority while the service routine executes. For instance, if the
IPL value is $3, and a level five service request is recognized, the SR is stacked, then the IPL value is
changed to $5. An RTE instruction at the end of the service routine normally terminates interrupt service.
RTE pops the stacked SR, and thus restores the original IPL value. The IPL field can also be changed by
writing to the SR. If an interrupt service routine writes a lower value to the IPL field while the request signal
is still asserted, the CPU recognizes a second service request. Avoid changing the IPL value during execu-
tion of the interrupt service routine.
IRQ7 is both edge and level sensitive. Level seven interrupts cannot be masked by the IPL field. When a
level seven interrupt service request is recognized, the current value of the status register is pushed onto
the stack, and the IPL value is changed to $7.
It is very important to make certain that the IRQ7 signal be negated before the level seven interrupt service
routine ends. A new level seven interrupt will be recognized in the following cases:
24
1. Configure the chip-select pin for any of its available functions in the pin assignment register.
2. Program the appropriate base address register to $FFF8 or higher.
3. Select the following fields in the appropriate option register:
If the IRQ7 signal negates and is then re-asserted while the interrupt service routine is executing.
If the IRQ7 signal remains asserted through the RTE instruction that ends the service routine is execut-
ed.
A.
B.
C.
D.
E.
F.
G.
H.
MODE Bit — select asynchronous mode (%0)
BYTE Field — select assertion for both bytes (%11)
R/W Field — select assertion for both reads and writes (%11)
STRB Bit — select synchronization with AS (%0)
DSACK Field — select number of wait states (user specified)
SPACE Field — select CPU space assertion (%00)
IPL Field — select interrupt priority level (user specified)
AVEC Bit — enable AVEC generation (%1).
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
M68331/332TUT/D
MC68331/332

Related parts for mc68336