m30833fjgp Renesas Electronics Corporation., m30833fjgp Datasheet - Page 228

• Manufacturer Part Number: m30833fjgp
• Description: Renesas 16/32-bit Single-chip Microcomputer M16c Family / M32c/80 Series
• Manufacturer: Renesas Electronics Corporation.

R
R
M
e
E
3
. v
J
Table 16.20. Registers To Be Used and Settings in Special Mode 2
2
0
i=0 to 4
Register
UiTB
UiRB
UiBRG
UiMR
UiC0
UiC1
UiSMR
UiSMR2
UiSMR3
UiSMR4
IFSR
1
9
C
3 .
B
8 /
0
1
3
0
3
J
G
4
a
0 -
n
o r
3 .
1
u
, 1
3
p
1
0 to 7
0 to 7
OER
0 to 7
SMD2 to SMD0
CKDIR
IOPOL
CLK0, CLK1
CRS
TXEPT
CRD
NCH
CKPOL
UFORM
TE
TI
RE
RI
UiIRS
UiRRM
UiLCH, SCLKSTPB Set to "0"
0 to 7
0 to 7
SSE
CKPH
DINC
NODC
ERR
5 to 7
0 to 7
IFSR6, IFSR7
2
(
M
0
0
3
6
2
C
Bit
Page 205
8 /
, 3
M
3
2
C
f o
8 /
Set transmit data
Received data can be read
Overrun error flag
Set bit rate
Set to "001
Set to "0" in master mode or "1" in slave mode
Set to "0"
Select count source for the UiBRG register
Disabled since CRD = 1
Transfer register empty flag
Set to "1"
Select the output format of the TxDi pin
Clock phase can be set by the combination of the CKPOL bit and the CKPH bit in
the UiSMR3 register
Select either LSB first or MSB first
Set to "1" to enable data transmission and reception
Transfer buffer empty flag
Set to "1" to enable data reception
Reception complete flag
Select how the UARTi transmit interrupt is generated
Set to "1" to enable continuous receive mode
Set to "00
Set to "00
Set to "1"
Clock phase can be set by the combination of the CKPH bit and the CKPOL bit
in the UiC0 register
Set to "0" in master mode or "1" in slave mode
Set to "0"
Fault error flag
Set to "000
Set to "00
Select how fault error occurs
4
3
8
) T
8
16
16
16
2
2
"
"
"
"
"
Function
16. Serial I/O (Special Function)