m30833fjgp Renesas Electronics Corporation., m30833fjgp Datasheet - Page 43

no-image

m30833fjgp

Manufacturer Part Number
m30833fjgp
Description
Renesas 16/32-bit Single-chip Microcomputer M16c Family / M32c/80 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m30833fjgp D5
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
m30833fjgp#U3
Manufacturer:
NXP
Quantity:
1 003
Part Number:
m30833fjgp#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
m30833fjgp#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R
R
M
2.2 High-Speed Interrupt Registers
2.3 DMAC-Associated Registers
e
E
3
. v
J
2
0
C
1
9
3 .
B
8 /
Registers associated with the high-speed interrupt are as follows. Refer to 10.4 High-Speed Interrupt for
details.
Registers associated with DMAC are as follows. Refer to 12. DMAC for details.
- Flag save register (SVF)
- PC save register (SVP)
- Vector register (VCT)
- DMA mode register (DMD0, DMD1)
- DMA transfer count register (DCT0, DCT1)
- DMA transfer count reload register (DRC0, DRC1)
- DMA memory address register (DMA0, DMA1)
- DMA SFR address register (DSA0, DSA1)
- DMA memory address reload register (DRA0, DRA1)
0
1
2.1.8.5 Register Bank Select Flag (B)
2.1.8.6 Overflow Flag (O)
2.1.8.7 Interrupt Enable Flag (I)
2.1.8.8 Stack Pointer Select Flag (U)
2.1.8.9 Processor Interrupt Priority Level (IPL)
2.1.8.10 Reserved Space
3
0
The register bank 0 is selected when the B flag is set to "0". The register bank 1 is selected when this
flag is set to "1".
The O flag is set to "1" when the result of an arithmetic operation overflows; otherwise "0".
The I flag enables a maskable interrupt.
An interrupt is disabled when the I flag is set to "0" and enabled when the I flag is set to "1". The I flag
is set to "0" when an interrupt is acknowledged.
ISP is selected when the U flag is set to "0". USP is selected when this flag is set to "1".
The U flag is set to "0" when a hardware interrupt is acknowledged or the INT instruction of software
interrupt numbers 0 to 31 is executed.
IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7.
If a requested interrupt has greater priority than IPL, the interrupt is enabled.
When writing to a reserved space, set to "0". When read, its content is indeterminate.
3
J
G
4
a
o r
0 -
n
3 .
1
u
, 1
3
p
1
(
2
M
0
0
3
6
2
C
8 /
Page 20
, 3
M
3
2
C
f o
8 /
4
3
8
) T
8
2. Central Processing Unit (CPU)

Related parts for m30833fjgp