at52sq1283j ATMEL Corporation, at52sq1283j Datasheet - Page 32

no-image

at52sq1283j

Manufacturer Part Number
at52sq1283j
Description
At52sq1283j 128-mbit Flash + 32-mbit Psram Stack Memory
Manufacturer
ATMEL Corporation
Datasheet
27. Burst Read Waveform (Clock Latency of 3)
Note:
28. Hold Data for 2 Clock Cycles Read Waveform (Clock Latency of 3)
Note:
32
1. Dashed line reflects a B10 and B8 setting of 0 in the configuration register. Solid line reflects a B10 setting of 1 and B8
1. Dashed line reflects a burst configuration register setting of B10 and B8 = 1, B9 = 1.
I/O0-I/O15
I/O0-I/O15
AT52SQ1283J
setting of 1 in the configuration register.
Solid line reflects a burst configuration register setting of B10 = 1, B9 and B8 = 1
A0-A22
A0-A22
WAIT
WAIT
AVD
CLK
AVD
CLK
CE
OE
OE
CE
(1)
(1)
HIGH Z
VALID
A
A9
B
D13
D13
C
D14
D
D14
E
D15
D15
F
D16
G
D17
D18
HIGH Z
D16
3525B–STKD–3/05

Related parts for at52sq1283j