cn8237 Mindspeed Technologies, cn8237 Datasheet - Page 172

no-image

cn8237

Manufacturer Part Number
cn8237
Description
Atm Oc-12 Servicesar Plus With Xbr Traffic Management
Manufacturer
Mindspeed Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cn8237EBGB
Manufacturer:
CONX
Quantity:
260
Part Number:
cn8237EBGB
Manufacturer:
CONEXANT
Quantity:
246
Part Number:
cn8237EBGB
Manufacturer:
MINDSPEED
Quantity:
20 000
Part Number:
cn8237EBGB/28237G-12
Manufacturer:
MINDSPEED
Quantity:
20 000
6.0 Traffic Management
6.2 xBR Cell Scheduler Functional Description
Figure 6-10. CDV Caused by Schedule Table Size at Certain CBR Rates
6-16
from slot 99 to slot 00.)
(Scheduler wraps
00 01
02 03 04 05 06
9
CBR rates whose schedule slot spacings do not evenly divide the table slot size.
An example of this is illustrated in
100-slot Schedule table is shown. The system designer has reserved bandwidth
for CBR channel C at a rate of 156.98 K cells/second or every ninth cell slot.
When the Scheduler wraps from the end of the table to the beginning of the table,
the number of schedule slots between the last C channel slot at the end of the table
and the first C channel slot at the beginning of the table is 10 slots, not 9.
Section
The FIFO buffer introduces worst case CDV when one CBR cell is transmitted
through an empty FIFO buffer, and the next CBR cell from that channel is
segmented to a full FIFO buffer.
register. By reducing the TX_FIFO_LEN, the system designer reduces CDV.
However, the TX_FIFO also absorbs PCI bus latency. To prevent PCI latency
from impacting line utilization, set the TX_FIFO length according to the
following formula:
Another possible source of Schedule-table-dependent CDV occurs for certain
The worst-case CDV is determined by the following formula:
The first term in the formula above is introduced by CBR Rate Matching (see
The second term in the formula above is introduced by the TX_FIFO itself.
The system designer programs the TX_FIFO_LEN in the SEG_CTRL
07 08 09 10
6.2.2.4).
Mindspeed Technologies
TX_FIFO_LEN > 1 + (worst case PCI latency) /
C
CDV max = 1 / (CBR rate in cells / sec) + TX_FIFO_LEN / (line
85
Schedule Table
9
86 87 88 89
rate in cells/sec)
(line rate in cells / sec)
11 12
ATM OC-12 ServiceSAR Plus with xBR Traffic Management
C
9
13 14 15 16
Figure
90 91
6-10, where the beginning and end of a
92 93 94 95
17 18 19
C
9
96 97 98
20
28237-DSH-001-C
9
C
CN8237
99
8237_065

Related parts for cn8237