MK50H28N ST Microelectronics, Inc., MK50H28N Datasheet - Page 34

• Manufacturer Part Number: MK50H28N
• Description: Multi Logical Link Frame Relay Controller
• Manufacturer: ST Microelectronics, Inc.

MK50H28
4.2.5 Interrupt Descriptor Ring Addresses
34/64
07:00/15:00
07:00/15:00
CT+16,+18
CT+28 - 31
WORD
CT+14
CT+16
CT+20
CT+22
CT+24
CT+26
15:08
BIT
IADR + 26
IADR + 30
IADR + 24
IADR + 28
Rcv BECNs
Rcv FECNs
SRIPE(00)
RINTADR
TINTADR
Rcv DEs
RGF Cnt
CURRD
RCCNT
XCCNT
Discard
Frames
NAME
NAME
RDRA
(15:8)
SRIP
0
0
Shared Receive Descriptro Ring Index Pointer. This field contains the Index Pointer to the
CT entry with the CURRD and RDRA (CTADR+14, +16) to be used for received frames
rather than the CURRD & RDRA specified in the current CT entry, if SRIPE = 1. All 13
bits of this field will be used to index into the CT, regardless of DLCI1K setting in CSR2.
SRIP Enable. When set, this bit enables the sharing of one Receive Descriptor Ring
by many DLCIs or CT entries. When SRIPE=1, the Receive Descriptor Ring and buffer
associated with the CURRD and RDRA values in the CT entry pointed to by the SRIP
Index Pointer will be used for the received frame rather than the CURRD and RDRA
values in the current CT entry associated with the DLCI of the received frame. The
RCCNT & XCCNT used will also be those in the CT entry pointed to by the SRIP.
Specifies the current receive descriptor in the ring (0 - 127 in the upper 7 bits). This field
should initially be written with zeroes.
Starting address of the Receive Descriptor Ring for a channel. It must be word aligned.
Counter for keeping track of the FECNs received when a channel is ready.
Counter for keeping track of the BECNs received when a channel is ready.
Counter for keeping track of the DEs received when a channel is ready.
Counter for keeping track of received frames with DE = 1 that are discarded due to
congestion on a channel. Incremented for LMI frames is received on CT0 inconsistent
with the operating mode. (Stop or Re-Initialization will not reset this nor any CT Counter.)
RX Congestion Counter. This counter is incremented each time a received frame is
placed into the RX descriptor Ring for that channel. The MK50H28 does this just prior to
clearing the OWNA bit(s) for the descriptor(s) corresponding to each received frame.
NOTE: This counter should be programmed with an initial value of 00. It is the
responsibility of the host processor to decrement and/or reset this counter as needed to
do Receive Descriptor Ring congestion monitoring
TX Congestion Counter. This counter is incremented each time a frame is transmitted
from the TX descriptor Ring for that channel. The MK50H28 does this just prior to clearing
the OWNA bit(s) for the descriptor(s) corresponding to each tranmitted frame.
NOTE: It is the responsibility of the host processor to program this counter with the 2’s
complement value of the number of descriptors that it filled with frame data to be
transmitted, if Transmit Descriptor Ring congestion monitoring is needed.
Received Good Frames Counter. (Stop or Re-Init will not reset this nor any CT Counter.)
Reserved. Must be written as zeros.
Reserved, must be written as a zero.
Transmit Interrupt Descriptor Ring Address. (Must begin on a word boundary).
Receive Interrupt Descriptor Ring Address. (Must begin on a word boundary).
1
5
1
4
1
3
RESERVED
RESERVED
1
2
1
1
1
0
TINTADR <15:00>
RINTADR <15:00>
0
9
0
8
DESCRIPTION
DESCRIPTION
0
7
0
6
TINTADR <23:16>
RINTADR <23:16>
0
5
0
4
0
3
0
2
0
1
0
0
0
0