PF38F5070M0Q0B0 NUMONYX [Numonyx B.V], PF38F5070M0Q0B0 Datasheet - Page 75

• Manufacturer Part Number: PF38F5070M0Q0B0
• Manufacturer: NUMONYX [Numonyx B.V]

Numonyx™ StrataFlash
Figure 45: Operating Mode with Illegal Command Sequence Example
8.7.1
8.8
8.8.1
8.8.2
8.8.3
8.8.4
April 2008
309823-10
Address [A]
Data [D/Q]
WE# [W]
OE# [G]
Read Operation During Program Buffer fill
Due to the large buffer size of devices, the system interrupt latency may be impacted
during the buffer fill phase of a buffered programming operation. Please refer to the
relevant Application Note listed in
implement a software solution for your system.
Read-to-Write and Write-to-Read Bus Transitions
Consecutive read and write bus cycles must be properly separated from each other to
avoid bus contention. These cycle separation specs are described in the sections below.
Write to Asynchronous read transition
To transition from a bus write to an asynchronous read operation, either CE# or ADV#
must be toggled after WE# goes high.
Write to synchronous read transition
To transition from a bus write to a synchronous read operation, either CE# or ADV#
must be toggled after WE# goes high. In addition, W19 (t
must be met.
Asynchronous/Synchronous read to write transition
To transition from a asynchronous/synchronous read to a write operation, either CE# or
ADV# must be toggled after OE# goes high.
Bus write with active clock
To perform a bus write when the device is in synchronous mode and the clock is active,
W21 (t
met.
®
VHWL
Partition A
Cellular Memory (M18)
- ADV# High to WE# Low) or W22 (t
0x20
Partition B
0xFF
Section 1.4, “Additional Information” on page 7
Partition A
CHWL
0xD0
-Clock high to WE# low) must be
WHCH
Partition A
-WE# high to CLK high)
SR[7:0]
Datasheet
to
75