MC68306 Motorola, MC68306 Datasheet - Page 36

no-image

MC68306

Manufacturer Part Number
MC68306
Description
Integrated EC000 Processor
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68306AG16B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68306AG20B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68306CEH16B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68306EH16B
Manufacturer:
DATEL
Quantity:
87
Part Number:
MC68306EH16B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68306EH16BR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68306FC16
Manufacturer:
FREESCALE
Quantity:
12 388
Part Number:
MC68306FC16
Manufacturer:
MOTOROLA
Quantity:
672
Part Number:
MC68306FC16A
Manufacturer:
IDT
Quantity:
924
Part Number:
MC68306FC16A
Manufacturer:
MOTOROLA
Quantity:
1 045
Part Number:
MC68306FC16A
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68306FC16B
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
A bus cycle consists of eight states. The various signals are asserted during specific
states of a read cycle as follows:
STATE 0
STATE 1
STATE 2
STATE 3
STATE 4
STATE 5
STATE 6
STATE 7
STATE 5
STATE 6
STATE 7
STATE 8
STATE 9
3.1.2 Write Cycle
During a write cycle, the processor sends bytes of data to the memory or peripheral
device. If the instruction specifies a word or long-word operation, the processor issues
both UDS and LDS and writes both bytes. A long-word write is accomplished by two
consecutive word writes. When the instruction specifies a byte operation, the processor
uses the internal A0 bit to determine which byte to write and issues the appropriate data
3-4
The read cycle starts in state 0 (S0). The processor places valid function
codes on FC0–FC2, a valid address on the bus, and drives R/W high to
identify a read cycle.
UDS/LDS .
During state 4 (S4), the processor waits for a cycle termination signal
(DTACK or BERR ). If neither termination signal is asserted before the falling
edge at the end of S4, the processor inserts wait states (full clock cycles)
until either DTACK or BERR is asserted.
Case 1: DTACK received, with or without BERR .
driven onto the data bus.
data from the addressed device and negates AS and UDS , LDS . The device
negates DTACK or BERR at this time.
Case 2: BERR received without DTACK .
AS and UDS/LDS negated. Slave negates BERR.
During state 1 (S1), no bus signals are altered.
On the rising edge of state 2 (S2), the processor asserts AS and
During state 3 (S3), no bus signals are altered.
During state 5 (S5), no bus signals are altered.
Sometime between state 2 (S2) and state 6 (S6), data from the device is
On the falling edge of the clock entering state 7 (S7), the processor latches
During state 5 (S5), no bus signals are altered.
During state 6 (S6), no bus signals are altered.
During state 7 (S7), no bus signals are altered.
During state 8 (S8), no bus signals are altered.
MC68306 USER'S MANUAL
MOTOROLA

Related parts for MC68306