MT48H16M16LF MICRON [Micron Technology], MT48H16M16LF Datasheet - Page 30

no-image

MT48H16M16LF

Manufacturer Part Number
MT48H16M16LF
Description
256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM
Manufacturer
MICRON [Micron Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT48H16M16LFB8-75
Manufacturer:
MICRON
Quantity:
5 968
Part Number:
MT48H16M16LFB8-75 ES
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT48H16M16LFB8-75 IT
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT48H16M16LFB8-75IT
Manufacturer:
MICRON
Quantity:
5 974
Part Number:
MT48H16M16LFB8-8
Manufacturer:
MICRON
Quantity:
5 979
Part Number:
MT48H16M16LFB8-8IT
Manufacturer:
MICRON
Quantity:
5 979
Part Number:
MT48H16M16LFBF-6
Manufacturer:
MICRON
Quantity:
5 984
Part Number:
MT48H16M16LFBF-6 IT:H
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48H16M16LFBF-6:H
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48H16M16LFBF-75 AT:G
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT48H16M16LFBF-75 AT:G TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48H16M16LFBF-75 G
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT48H16M16LFBF-75 IT
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT48H16M16LFBF-75 IT:G TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
WRITEs
Figure 18:
PDF:09005aef8219eeeb/Source: 09005aef8219eedd
MT48H16M16LF_2.fm - Rev F 4/07 EN
WRITE Command
WRITE bursts are initiated with a WRITE command, as shown in Figure 18 on page 30.
The starting column and bank addresses are provided with the WRITE command, and
auto precharge is either enabled or disabled for that access. If auto precharge is enabled,
the row being accessed is precharged at the completion of the burst. For the generic
WRITE commands used in the following illustrations, auto precharge is disabled.
During WRITE bursts, the first valid data-in element will be registered coincident with
the WRITE command. Subsequent data elements will be registered on each successive
positive clock edge. Upon completion of a fixed-length burst, assuming no other
commands have been initiated, the DQs will remain High-Z and any additional input
data will be ignored (see Figure 19).
A9, A11, A12
Data for any WRITE burst may be truncated with a subsequent WRITE command, and
data for a fixed-length WRITE burst may be immediately followed by data for a WRITE
command. The new WRITE command can be issued on any clock following the previous
WRITE command, and the data provided coincident with the new command applies to
the new command. An example is shown in Figure 20 on page 31. Data n + 1 is either the
last of a burst of two or the last desired of a longer burst. The 256Mb SDRAM uses a pipe-
lined architecture. A WRITE command can be initiated on any clock cycle following a
previous WRITE command. Full-speed random write accesses within a page can be
performed to the same bank, as shown in Figure 19 on page 31, or each subsequent
WRITE may be performed to a different bank.
BA0, BA1
A0–A8
RAS#
CAS#
WE#
CLK
CKE
A10
CS#
HIGH
VALID ADDRESS
DISABLE AUTO PRECHARGE
ENABLE AUTO PRECHARGE
256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM
ADDRESS
COLUMN
ADDRESS
BANK
30
DON’T CARE
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2006 Micron Technology, Inc. All rights reserved.
Operations

Related parts for MT48H16M16LF