PIC18F1230 MICROCHIP [Microchip Technology], PIC18F1230 Datasheet - Page 184

no-image

PIC18F1230

Manufacturer Part Number
PIC18F1230
Description
18/20/28-Pin, Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F1230-E/SS
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
PIC18F1230-I/ML
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F1230-I/P
Manufacturer:
MICROCHIP
Quantity:
5
Part Number:
PIC18F1230-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F1230-I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F1230-I/SS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F1230T-I/ML
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
PIC18F1230/1330
18.5
In many applications, the ability to detect a drop below
a particular threshold is desirable.
For general battery applications, Figure 18-3 shows a
possible voltage curve. Over time, the device voltage
decreases. When the device voltage reaches voltage
V
interrupt could cause the execution of an ISR, which
would allow the application to perform “housekeeping
tasks” and perform a controlled shutdown before the
device voltage exits the valid operating range at T
The LVD, thus, would give the application a time win-
dow, represented by the difference between T
to safely exit.
FIGURE 18-3:
TABLE 18-1:
DS39758B-page 182
LVDCON
INTCON
PIR2
PIE2
IPR2
Legend: — = unimplemented, read as ‘0’. Shaded cells are unused by the LVD module.
A
, the LVD logic generates an interrupt at time T
Name
Legend:
V
V
A
B
Applications
V
V
GIE/GIEH PEIE/GIEL TMR0IE
OSCFIE
OSCFIP
OSCFIF
A
B
Bit 7
= LVD trip point
= Minimum valid device
REGISTERS ASSOCIATED WITH LOW-VOLTAGE DETECT MODULE
operating voltage
TYPICAL LOW-VOLTAGE
DETECT APPLICATION
Time
Bit 6
T
A
T
B
IRVST
Bit 5
Advance Information
A
and T
A
. The
LVDEN
INT0IE
B
B
EEIE
EEIP
Bit 4
EEIF
.
,
18.6
When enabled, the LVD circuitry continues to operate
during Sleep. If the device voltage crosses the trip
point, the LVDIF bit will be set and the device will wake-
up from Sleep. Device execution will continue from the
interrupt vector address if interrupts have been globally
enabled.
18.7
A device Reset forces all registers to their Reset state.
This forces the LVD module to be turned off.
LVDL3
RBIE
Bit 3
Operation During Sleep
Effects of a Reset
TMR0IF
LVDL2
LVDIF
LVDIE
LVDIP
Bit 2
LVDL1
INT0IF
© 2006 Microchip Technology Inc.
Bit 1
LVDL0
RBIF
Bit 0
on Page
Values
Reset
42
41
43
43
43

Related parts for PIC18F1230