PIC18F1230 MICROCHIP [Microchip Technology], PIC18F1230 Datasheet - Page 219

no-image

PIC18F1230

Manufacturer Part Number
PIC18F1230
Description
18/20/28-Pin, Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F1230-E/SS
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
PIC18F1230-I/ML
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F1230-I/P
Manufacturer:
MICROCHIP
Quantity:
5
Part Number:
PIC18F1230-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F1230-I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F1230-I/SS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F1230T-I/ML
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
BNC
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
© 2006 Microchip Technology Inc.
Q Cycle Activity:
If Jump:
If No Jump:
Before Instruction
After Instruction
operation
Decode
Decode
Q1
No
Q1
PC
If Carry
If Carry
PC
PC
Read literal
Read literal
operation
Branch if Not Carry
BNC
-128
if Carry bit is ‘0’
(PC) + 2 + 2n
None
If the Carry bit is ‘0’, then the program
will branch.
The 2’s complement number ‘2n’ is
added to the PC. Since the PC will have
incremented to fetch the next
instruction, the new address will be
PC + 2 + 2n. This instruction is then a
two-cycle instruction.
1
1(2)
HERE
1110
Q2
No
Q2
‘n’
‘n’
=
=
=
=
=
n
n
address (HERE)
0;
address (Jump)
1;
address (HERE + 2)
127
0011
BNC
operation
Process
Process
Data
Data
PC
Q3
Q3
No
Jump
nnnn
Advance Information
operation
operation
Write to
Q4
PC
No
Q4
No
nnnn
BNN
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
Q Cycle Activity:
If Jump:
If No Jump:
Before Instruction
After Instruction
operation
Decode
Decode
PC
If Negative
If Negative
PIC18F1230/1330
Q1
No
Q1
PC
PC
Read literal
Read literal
operation
Branch if Not Negative
BNN
-128
if Negative bit is ‘0’
(PC) + 2 + 2n
None
If the Negative bit is ‘0’, then the
program will branch.
The 2’s complement number ‘2n’ is
added to the PC. Since the PC will have
incremented to fetch the next
instruction, the new address will be
PC + 2 + 2n. This instruction is then a
two-cycle instruction.
1
1(2)
HERE
1110
Q2
Q2
No
‘n’
‘n’
=
=
=
=
=
n
n
address (HERE)
0;
address (Jump)
1;
address (HERE + 2)
127
0111
BNN
operation
Process
Process
Data
Data
PC
Q3
No
Q3
DS39758B-page 217
Jump
nnnn
operation
operation
Write to
PC
Q4
No
Q4
No
nnnn

Related parts for PIC18F1230