FDC37N769_07 SMSC [SMSC Corporation], FDC37N769_07 Datasheet - Page 23

• Manufacturer Part Number: FDC37N769_07
• Description: 3.3V Super I/O Controller with Infrared Support for Portable Applications
• Manufacturer: SMSC [SMSC Corporation]

Drive Type ID, Bits 4 - 5
The Drive Type ID bits depend on the last drive selected in the Digital Output Register and the Drive Type IDs that
are programmed in configuration register 6 (Table 18).
Floppy Boot Drive, Bits 2 - 3
The Floppy Boot Drive bits come from Configuration Register 7: TDR Bit 3 = CR7 Bit 1; TDR Bit 2 = CR7 Bit 0.
Tape Drive Select, Bits 0 - 1
The Tape Drive Select bits are the same as in Normal mode. These bits are Read/Write.
MAIN STATUS REGISTER (MSR)
The Main Status Register (Base Address + 4: Read-only) indicates the status of the disk controller (Table 19). The
Main Status Register is valid in all modes and can be read at any time. The MSR indicates when the disk controller is
ready to receive data via the Data Register. It should be read before transferring each byte to or from the data
register, except in DMA mode. No delay is required when reading the MSR after a data transfer.
DRVx Busy, Bits 0 - 3
These bits are set to a “1” when a drive is in the seek portion of a command, including implied and overlapped seeks
and recalibrates.
Command Busy, Bit 4
This bit is set to a “1” when a command is in progress. This bit will go active after the command byte has been
accepted and goes inactive at the end of the results phase.
commands), this bit is returned to a “0” after the last command byte.
Non-DMA, Bit 5
This mode is selected in the SPECIFY command and will be set to a “1” during the execution phase of a command.
This is for polled data transfers and helps to differentiate between the data transfer phase and the reading of result
bytes.
DIO, Bit 6
Indicates the direction of a data transfer once an RQM is set. A “1” indicates a read and a “0” indicates a write is
required.
RQM, Bit 7
Indicates that the host can transfer data if set to a “1”. No access is permitted if set to a “0”.
SMSC DS – FDC37N769
MSR
DIGITAL OUTPUT REGISTER
RQM
Bit 1
7
0
0
1
1
DIO
6
Table 19 - Main Status Register
DATASHEET
NON DMA
Bit 0
0
1
0
1
Table 18 - Drive Type ID
5
Page 23 of 137
BUSY
CMD
4
CR6 - Bit 1
CR6 - Bit 3
CR6 - Bit 5
CR6 - Bit 7
Bit 5
TDR - DRIVE TYPE ID
If there is no result phase (Seek, Recalibrate
DRV3
BUSY
3
BUSY
DRV2
CR6 - Bit 0
CR6 - Bit 2
CR6 - Bit 4
CR6 - Bit 6
2
Bit 4
BUSY
DRV1
1
DRV0
BUSY
0
Rev. 02-16-07