MC68HC908JK3EMP MOTOROLA [Motorola, Inc], MC68HC908JK3EMP Datasheet - Page 167

no-image

MC68HC908JK3EMP

Manufacturer Part Number
MC68HC908JK3EMP
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet
13.4.1 IRQ1 Pin
MC68H(R)C908JL3E/JK3E/JK1E
MOTOROLA
Addr.
$001D
IRQPUD
IRQ Status and Control
IRQ1
Register Name
DECODER
NOTE:
VECTOR
RESET
FETCH
ACK1
V
DD
I
PULLUP
DEVICE
NTERNAL
(INTSCR)
Register
The interrupt mask (I) in the condition code register (CCR) masks all
interrupt requests, including external interrupt
Exception
A logic zero on the IRQ1 pin can latch an interrupt request into the IRQ1
latch. A vector fetch, software clear, or reset clears the IRQ1 latch.
If the MODE1 bit is set, the IRQ1 pin is both falling-edge-sensitive and
low-level-sensitive. With MODE1 set, both of the following actions must
occur to clear IRQ1:
Reset:
Read:
Write:
Figure 13-2. IRQ I/O Register Summary
V
MODE1
DD
Rev. 2.0
D
CK
Bit 7
IRQ1
CLR
0
0
FF
Control.)
Q
External Interrupt (IRQ)
Figure 13-1. IRQ Module Block Diagram
= Unimplemented
6
0
0
5
0
0
IMASK1
SYNCHRO-
VOLTAGE
DETECT
NIZER
4
0
0
HIGH
IRQF1
3
0
requests.(See 7.6
ACK1
IRQF1
2
0
0
External Interrupt (IRQ)
Functional Description
IMASK1
1
0
Technical Data
TO CPU FOR
BIL/BIH
INSTRUCTIONS
IRQ1
INTERRUPT
REQUEST
TO MODE
SELECT
LOGIC
MODE1
Bit 0
0
167

Related parts for MC68HC908JK3EMP