MC9RS08KA1 FREESCALE [Freescale Semiconductor, Inc], MC9RS08KA1 Datasheet - Page 98

no-image

MC9RS08KA1

Manufacturer Part Number
MC9RS08KA1
Description
RS08 Microcontrollers
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC9RS08KA1CDB
Quantity:
12 306
Part Number:
MC9RS08KA1CPC
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9RS08KA1CSC
Manufacturer:
TI
Quantity:
213
Part Number:
MC9RS08KA1CSC
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9RS08KA1CSC
0
Company:
Part Number:
MC9RS08KA1CSCR
Quantity:
2 439
Chapter 12 Development Support
The BDC serial communication protocol requires the host to know the target BDC clock speed.
Commands and data are sent most significant bit first (MSB-first) at 16 BDC clock cycles per bit. The
interface times out if 512 BDC clock cycles occur between falling edges from the host. Any BDC
command that was in progress when this timeout occurs is aborted without affecting the memory or
operating mode of the target MCU system.
Figure 12-3
is asynchronous to the target so there is a 0-to-1 cycle delay from the host-generated falling edge to where
the target perceives the beginning of the bit time. Ten target BDC clock cycles later, the target senses the
bit level on the BKGD pin. Typically, the host actively drives the pseudo-open-drain BKGD pin during
host-to-target transmissions to speed up rising edges. Because the target does not drive the BKGD pin
during the host-to-target period, there is no need to treat the line as an open-drain signal during this period.
Figure 12-4
the target, there is a 0-to-1 cycle delay from the host-generated falling edge on BKGD to the perceived
start of the bit time in the target. The host holds the BKGD pin low long enough for the target to recognize
it (at least two target BDC cycles). The host must release the low drive before the target drives a brief
active-high speedup pulse seven cycles after the perceived start of the bit time. The host should sample the
bit level approximately 10 cycles after it started the bit time.
98
SYNCHRONIZATION
PERCEIVED START
(TARGET MCU)
BDC CLOCK
UNCERTAINTY
TRANSMIT 1
TRANSMIT 0
OF BIT TIME
HOST
HOST
shows an external host transmitting a logic 1 or 0 to the BKGD pin of a target MCU. The host
shows the host receiving a logic 1 from the target MCU. Because the host is asynchronous to
Figure 12-3. BDC Host-to-Target Serial Bit Timing
MC9RS08KA2 Series Data Sheet, Rev. 3
TARGET SENSES BIT LEVEL
10 CYCLES
EARLIEST START
OF NEXT BIT
Freescale Semiconductor

Related parts for MC9RS08KA1